TWI247049B - Method for etching aluminum or aluminum alloy - Google Patents

Method for etching aluminum or aluminum alloy Download PDF

Info

Publication number
TWI247049B
TWI247049B TW91122960A TW91122960A TWI247049B TW I247049 B TWI247049 B TW I247049B TW 91122960 A TW91122960 A TW 91122960A TW 91122960 A TW91122960 A TW 91122960A TW I247049 B TWI247049 B TW I247049B
Authority
TW
Taiwan
Prior art keywords
aluminum
alloy
plasma
etching
layer
Prior art date
Application number
TW91122960A
Other languages
Chinese (zh)
Inventor
Shih-Kun Chen
Hsiao-Chung Lee
Ray-Phone Lin
Chien-Chou Hou
Chou-Yun Cheng
Original Assignee
Au Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Au Optronics Corp filed Critical Au Optronics Corp
Priority to TW91122960A priority Critical patent/TWI247049B/en
Application granted granted Critical
Publication of TWI247049B publication Critical patent/TWI247049B/en

Links

Landscapes

  • Thin Film Transistor (AREA)

Abstract

The present invention provides a method for etching aluminum or aluminum alloy, which is applicable on a process for producing a TFT LCD and comprises the following steps: providing a TFT substrate having an aluminum or aluminum alloy layer thereon; and performing a plasma etching on a high density plasma (HDP) etcher, such as induction coupling plasma etcher (ICP) or a transformer coupling plasma etcher (TCP), to etch a portion of the aluminum or aluminum alloy layer, in which the power or bias power of the plasma etching is smaller or equal to 2500W/(600x720)mm<2> substrate, thereby avoiding the formation of pollutant residue during the plasma etching process.

Description

12470491247049

發明領域 本發明係有關於一種薄FIELD OF THE INVENTION The present invention relates to a thin

Transistor ,TFT)之製程, 晶體製程之電漿:餘刻方法。 發明背景 膜電晶體(Thin Film 特別是有關於一種改善薄膜電 溥膜電晶體(TFT)可使用在液晶顯示器(LCD)等領 品上作為開關元件。所謂薄膜電晶體面板(TFT叩⑽ 於透:玻璃上構成陣列式(array)的顯示晝素,並以 ^膜技術II作積體電路而形成TFT陣列。其製作程序是將 構成兀件之各種不同材料於玻璃基板上,經反覆濺鍍成】 、光阻塗佈、曝光、顯影、钱刻、光阻剝離及離子佈植: 序,逐層堆疊出所要製作之線路與元件。 &gt;Transistor, TFT) process, crystal process plasma: the remaining method. BACKGROUND OF THE INVENTION A film transistor (Thin Film, in particular, an improved thin film electric film transistor (TFT) can be used as a switching element in a liquid crystal display (LCD) or the like. The so-called thin film transistor panel (TFT叩(10) is transparent : A display element of an array is formed on the glass, and a TFT array is formed by using the film technology II as an integrated circuit. The manufacturing process is to perform various sputtering on the glass substrate by reverse sputtering.形成, photoresist coating, exposure, development, money engraving, photoresist stripping and ion implantation: sequence, stacking the lines and components to be fabricated layer by layer.

於薄膜電晶體液晶顯示器陣列(TFTLCD array)製程中 ,/在沈^金屬鋁或鋁合金(鋁—鈮合金或鋁-矽—銅合金···等 )後品以電漿餘刻(plasma etching)定義出閘極或導線 圖案三目前鋁或鋁合金的蝕刻,通常以氯氣(Cl2)做為主 蝕刻氣體,搭配氯化物,如SiCl4、BC13、BBrs、CC14作為 #刻輔佐氣體’提高鋁蝕刻的非等向性。鋁原子在電衆I虫 刻過程中生成揮發性的三氯化鋁(A 1C13)而被抽離出反應 為了達到對銘或銘合金良好的触刻,一般電装餘刻的 電=反應至均維持在低壓反應的狀態,藉以提高紹的餘刻 速率’並可快速抽除蝕刻產物三氯化鋁(aici3),避免其 殘留在半導體元件上。In the process of TFT LCD array, / after the metal aluminum or aluminum alloy (aluminum-bismuth alloy or aluminum-bismuth-copper alloy, etc.), the plasma is plasma-etched. ) Define the gate or wire pattern of the current aluminum or aluminum alloy etching, usually with chlorine (Cl2) as the main etching gas, with chloride, such as SiCl4, BC13, BBrs, CC14 as #刻辅佐' to improve aluminum etching Non-isotropic. The aluminum atom generates volatile aluminum trichloride (A 1C13) during the process of electric insects, and is extracted and removed. In order to achieve good contact with Ming or Ming alloy, the electric charge of the electric equipment is the reaction to the average. The state of the low-pressure reaction is maintained, thereby increasing the residual rate of the coating, and the etching product aluminum trichloride (aici3) can be quickly removed to prevent it from remaining on the semiconductor element.

1247049 五、發明說明(2) 在薄膜電晶體(TFT)的蝕刻製程中,目前鋁或鋁合金 的餘刻通常採用高密度(HDP)蝕刻機台,例如感應式二合 電漿餘刻機(ICP )或變壓器耦合電漿蝕刻機(TCp )等。在 TFT基板上形成鋁或鋁合金之金屬層後,在高密度電聚钱 刻機台中進行蝕刻以圖案化金屬層。 ’ ^ 參見第1圖,所示為習知的高密度蝕刻機台之反應腔 室配置概略圖。TFT基板12 —般置於HDP-ICP蝕刻機台的下 電極之靜電吸盤上1 〇,與射頻偏壓電源丨4連結。反應腔室 上部的感應電源22連接感應線圈2〇,設置於上電極18上方 /反應時,感應電漿源22解離的電漿離子經由下電極的靜 電吸盤產生的自我偏壓(self bias),將電漿離子吸引下 ,形成電漿圈16 ’產生離子轟擊效應,而達成㈣效果。 =在上述TFT製程中’蝕刻鋁或鋁合金時,高密度的電 ς =子容易撞擊上電極18。上電極18的表面通常覆蓋絕緣 將i丨^ ^瓷材料(CeraiD1C)或石英(quartz)。然而在電 二度玄衣私中,這類材質經過長期的電漿離子撞擊會受到 生殘餘物(reSidUe)或粒子(particle),污染TFT f板=面:容易降低製程良率。為了降低這種情況的發 .,線上人貝必須增加預防性保養(preventive maintenance,PM)镅盎,仏 4目 — ^ ^ ^ 員羊檢視上電極18的受損狀況,並及 免影響製程良率。然而,過於密集的預 。、a低71^製程的效能,影響蝕刻機台產能 發明簡述1247049 V. INSTRUCTIONS (2) In the etching process of thin film transistor (TFT), the current aluminum or aluminum alloy is usually a high-density (HDP) etching machine, such as an inductive two-electrode plasma engraving machine ( ICP) or transformer coupled plasma etching machine (TCp). After forming a metal layer of aluminum or aluminum alloy on the TFT substrate, etching is performed in a high-density electro-converging machine to pattern the metal layer. ' ^ Referring to Figure 1, there is shown a schematic diagram of the configuration of a reaction chamber of a conventional high density etching machine. The TFT substrate 12 is normally placed on the electrostatic chuck of the lower electrode of the HDP-ICP etching machine, and is connected to the RF bias power supply 丨4. The inductive power supply 22 on the upper portion of the reaction chamber is connected to the induction coil 2〇, and is disposed above the upper electrode 18/in response, inducing self-biasing of the plasma ions dissociated by the plasma source 22 via the electrostatic chuck of the lower electrode. The plasma ion is attracted to form a plasma ring 16' to generate an ion bombardment effect, and the (four) effect is achieved. = When the aluminum or aluminum alloy is etched in the above TFT process, the high-density electric current = the sub-electrode is easily hit. The surface of the upper electrode 18 is usually covered with insulation. The ceramic material (CeraiD1C) or quartz (quartz). However, in the second degree of electricity, such materials will be subjected to long-term plasma ion impact and will be subject to residual reed (reSidUe) or particles, which contaminate the TFT f plate = surface: easy to reduce the process yield. In order to reduce the incidence of this situation, online people must increase preventive maintenance (PM) 仏 仏, 仏 4 mesh — ^ ^ ^ sheep review the damage of the upper electrode 18, and avoid affecting the process rate. However, too intensive pre-. , a low 71 ^ process efficiency, affecting the productivity of the etching machine

本發明的再一個目的在於提供一 蝕刻方法,以降低電漿蝕刻機台的預 並增加其PM時間間隔。 、 種鋁或鋁合金之電漿 防性保養(Ρ Μ)次數, 根據本發明之一種鋁或鋁 步驟·提供一基底,其上具有 行電漿蝕刻,以蝕刻部分之層 刻之電源功率與偏壓功率小於 mm2基底。 a孟之钱刻方法,包含下列 崔呂層或鋁合金層;以及,進 或銘合金層,其中,電漿蝕 或等於2500W/( 6 00 X U0) =明更提供-仙❹合金之㈣方法 -液晶顯示器之薄膜電晶體(TFT)製程,包 二用於 提供一薄膜電晶體基底,置 i y驟· _ _ _ ^ 兴上具有銘層或鋁合会屏— 咼密度電漿(HDP)蝕刻機a卜、隹—帝蔣&gt; 、q ,在 銘層或銘合金層,复中V將:二\水:刻以蝕刻部分之 於或等於2。剛/(6GG x 72二=,電源:率與偏壓功率小 氣(Y與三氯化贿cl3),電聚㈣壓力約為3灿:。 今之種薄膜電晶體(m)製程之銘或紹合 金之蝕刻方法,包含下列步冑:提供 ,薄膜電晶體基板上沈積銘層或銘合金層; 之n:::r銘合金層±;以及,以該光阻層為ϊ罩 ’進订電衆餘刻以圖案化紹層或銘合金層,其中,電 刻之電源功率與偏壓功率小於或等於25〇〇[(6〇〇\ 72〇) 1247049 五、發明說明(4) -------------_ mm ^底,最後,去除該光阻層而得圖案化之鋁層或鋁合 金層做為薄膜電晶體之閘極或導線。 ° 1由上述本發明所提供之方法,可以使電漿蝕刻腔室 :4守間所生成的敍刻生成物濃度降低,可以即時被抽氣 f走,避免與上電極撞擊形成污染物而殘留於薄膜電晶體 基板上,有效增進薄膜電晶體製程良率。 實施例 以下以液晶顯示器之薄膜電晶體製作流程為例,詳述 根據本發明的鋁或鋁合金的蝕刻方法,然本發明並 為限。 此 參見第2A至2E圖,所示為一般薄膜電晶體製作流程 面圖 。首先’如第2A圖所示,在一透明基板2〇2上(如6〇〇χ 720 mm2之透明玻璃基底),沈積一金屬層,如鋁或鋁合金(鋁一 鈮合金(Al-Nb)、鉬/鋁-鈥(Al-Nd)合金、鋁-鈦合金、鋁-石夕-銅或鈦-鋁-鈦、或氮化矽/鋁合金之一)。再以微影製 程在金屬層上形成具閘極線(gate une)圖案之光阻層, 以該光阻層為幕罩進行一電漿蝕刻以形成閘極線2 〇 4。 在較佳實施例中,電漿蝕刻在感應耦合式電漿(ICP) #刻機台或變壓器耦合電漿(TCp)蝕刻機台中進行,如It is still another object of the present invention to provide an etching method for reducing the pre-expansion of the plasma etching machine and increasing its PM time interval. , an aluminum or aluminum alloy plasma preventive maintenance (Ρ Μ) times, according to an aluminum or aluminum step of the present invention, providing a substrate having a plasma etched thereon to etch a portion of the layered power supply and The bias power is less than the mm2 substrate. a Meng's money engraving method, including the following Cui Lu layer or aluminum alloy layer; and, in or alloy layer, wherein the electric erosion is equal to 2500W / (6 00 X U0) = Ming also provides - Xianyu alloy (4) Method - Thin film transistor (TFT) process for liquid crystal display, package 2 for providing a thin film transistor substrate, set iy _ _ _ _ ^ with a layer of inscription or aluminum screen - 咼 density plasma (HDP) Etching machine a Bu, 隹 - Emperor Jiang >, q, in the layer of Ming or Ming alloy, complex V will: two \ water: engraved with the etched part at or equal to 2. Just / (6GG x 72 two =, power: rate and bias power of small gas (Y and trichlorinated bri3), electropolymerization (four) pressure is about 3 can: today's film transistor (m) process or The etching method of the alloy includes the following steps: providing a layer of an inscription layer or an alloy layer deposited on the thin film transistor substrate; n:::r alloy layer ±; and, using the photoresist layer as a mask The electric power engraved to pattern the layer or the alloy layer, wherein the power and bias power of the electric engraving is less than or equal to 25 〇〇 [(6〇〇\ 72〇) 1247049 V. Invention description (4) -- -----------_ mm ^ bottom, finally, remove the photoresist layer to obtain a patterned aluminum layer or aluminum alloy layer as the gate or wire of the thin film transistor. The method provided by the invention can reduce the concentration of the engraved product generated by the plasma etching chamber: 4, and can be immediately evacuated to avoid the collision with the upper electrode to form a contaminant and remain on the thin film transistor substrate. In the above, the thin film transistor process yield is effectively improved. Embodiments Hereinafter, a thin film transistor fabrication process of a liquid crystal display is taken as an example, and the present invention is described in detail according to the present invention. The etching method of aluminum or aluminum alloy is not limited by the present invention. Referring to Figures 2A to 2E, the flow chart of the general thin film transistor is shown. First, as shown in Fig. 2A, on a transparent substrate 2 2 (such as 6 〇〇χ 720 mm2 transparent glass substrate), deposit a metal layer, such as aluminum or aluminum alloy (Al-Nb), molybdenum / aluminum - lanthanum (Al-Nd) alloy, aluminum - Titanium alloy, aluminum-stone-copper or titanium-aluminum-titanium, or one of tantalum nitride/aluminum alloy.) A photoresist with a gate une pattern is formed on the metal layer by a lithography process. The layer is plasma etched with the photoresist layer to form a gate line 2 〇 4. In a preferred embodiment, the plasma is etched in an inductively coupled plasma (ICP) #刻机 or transformer coupling Performing in a plasma (TCp) etching machine, such as

Tokyo Electron Ltd· (TEL)公司的(FPD)系列之TFT 用電 漿#刻機台。根據本發明,電漿蝕刻機台之電源功率與偏 壓功率控制在小於或等於2500W/( 6 00 X 720 )mm2基底,較 佳者為小於或等於200 0W/( 600 X 72 0 )mm2基底。在一較佳Tokyo Electron Ltd. (TEL)'s (FPD) series of TFTs for the use of plasma #刻机. According to the present invention, the power and bias power of the plasma etching machine is controlled to be less than or equal to 2500 W / (600 720 ft) mm2 substrate, preferably less than or equal to 200 0 W / (600 X 72 0) mm2 substrate. . In a better

0632-8573TWF(n);AU-91074;PEOGY.ptd 第 8 頁 1247049 五、發明說明(5) —- 實施例中,電源與偏壓功率可介於2〇〇〇?至15〇〇界間。若 膜電晶體基板大於6 00 X 720 mm2,則可依其面積比例換嘗 其最佳電源功率與偏壓功率。為了得到對鋁或其合金之7 好蝕刻效果,蝕刻氣體可採用氣氣(C12),流量約為3〇〇〜&quot; 225Sccm/(6〇〇x 720 )_2。並可根據其蝕刻效果,選擇性 加入二氣化( B C I3 )作為反應氣體之一,其流量控制於小 於或等於lOOsccm。而電漿蝕刻壓力介於3〜5mT〇rr之間、。 電漿反應室之上板、下板與側壁溫度可控制於4 〇它、 與6(TC左右。 匕 藉由上述餘刻方法,將電漿功率控制於相對較低(小 於或等於2500或20 00W/( 600 X 720 ) nun2基底),可有效降低 電漿撞擊電漿蝕刻機台的上電極機率,同時適當的減緩對 鋁的蝕刻速率,、使蝕刻生成物可以即時被抽出反應室外, 避免形成沈積物污染基板表面,有效提升TFT製程良率。 仍參見第2A圖,電漿蝕刻完成後,去掉光阻層則完成 圖案化的鋁金屬或鋁合金閘極線圖案2〇4。接著在閘極線 204上形成閘極絕緣層2〇6,其材質可為氮化矽。 、 接著如第2B圖所示,依序於透明基板2〇2上沈積絕緣 層208、第一半導體層210,如非晶石夕(amorph〇us siiiCC)n ’以下簡稱a-Si)層以及第二半導體層212,如換雜石夕層( n +- doped amorphous silicon)。之後,定義絕緣層 2〇8 、第一半導體層210以及第二半導體層212形成如圖所示之 島狀結構。 接著,如第2C圖所示,於透明基板202上沈積鋁或銘0632-8573TWF(n); AU-91074; PEOGY.ptd Page 8 1247049 V. Invention Description (5) - In the embodiment, the power supply and bias power can be between 2 〇〇〇 and 15 〇〇 . If the membrane transistor substrate is larger than 600 X 720 mm2, its optimum power and bias power can be changed according to its area ratio. In order to obtain a good etching effect on aluminum or its alloy 7, the etching gas can be air gas (C12), and the flow rate is about 3 〇〇 to &lt; 225 Sccm / (6 〇〇 x 720 ) 2 . According to the etching effect, two gasification (B C I3 ) can be selectively added as one of the reaction gases, and the flow rate is controlled to be less than or equal to 100 sccm. The plasma etching pressure is between 3 and 5 mT 〇rr. The temperature of the upper, lower and side walls of the plasma reaction chamber can be controlled to 4 〇, and 6 (TC or so. 匕 By the above-mentioned residual method, the plasma power is controlled to be relatively low (less than or equal to 2500 or 20) 00W / (600 X 720 ) nun2 substrate), can effectively reduce the probability of plasma impact on the upper electrode of the plasma etching machine, while appropriately slowing the etching rate of aluminum, so that the etching product can be immediately extracted out of the reaction chamber, avoiding The formation of deposits contaminates the surface of the substrate, effectively improving the TFT process yield. Still refer to Figure 2A. After the plasma etching is completed, the photoresist layer is removed to complete the patterned aluminum metal or aluminum alloy gate line pattern 2〇4. A gate insulating layer 2〇6 is formed on the gate line 204, and the material thereof may be tantalum nitride. Then, as shown in FIG. 2B, an insulating layer 208 and a first semiconductor layer 210 are sequentially deposited on the transparent substrate 2〇2. For example, amorphous siiiCC n 'hereinafter referred to as a-Si) layer and second semiconductor layer 212, such as n +- doped amorphous silicon. Thereafter, the insulating layer 2〇8, the first semiconductor layer 210, and the second semiconductor layer 212 are defined to form an island-like structure as shown. Next, as shown in FIG. 2C, aluminum or Ming is deposited on the transparent substrate 202.

1247049 五、發明說明(6) 合金層,如鋁-銳合金(Al-Nb)、鉬/鋁-鈥(Al-Nd)合金、 鋁-鈦合金、鋁-矽-銅或鈦-鋁-鈦、或氮化矽/鋁合金之一 。之後’利用微影蝕刻製程,將鋁或鋁合金層定義形成一 信號線2 1 4及一源極/汲極金屬層2 1 8與2 2 0,作為導線或導 體。其中,源極/汲極金屬層21 8與220間隔一通道216,並 露出通道216中第一半導體層21〇。 根據本發明,上述鋁或鋁合金層係利用電漿蝕刻進行 圖案化。在較佳實施例中,電漿蝕刻可在感應耦合式電漿 (ICP)蝕刻機台或變壓器耦合電漿(TCP)蝕刻機台中進行,1247049 V. INSTRUCTIONS (6) Alloy layers, such as aluminum-sharp alloy (Al-Nb), molybdenum/aluminum-niobium (Al-Nd) alloy, aluminum-titanium alloy, aluminum-niobium-copper or titanium-aluminum-titanium Or one of tantalum nitride/aluminum alloy. Thereafter, the aluminum or aluminum alloy layer is defined by a lithography process to form a signal line 2 14 and a source/drain metal layer 2 18 and 2 2 0 as a wire or a conductor. The source/drain metal layers 21 8 and 220 are separated by a channel 216 and expose the first semiconductor layer 21 in the channel 216. According to the invention, the aluminum or aluminum alloy layer described above is patterned by plasma etching. In a preferred embodiment, the plasma etch can be performed in an inductively coupled plasma (ICP) etching machine or a transformer coupled plasma (TCP) etching machine.

如Tokyo Electron Ltd· (TEL)公司的FPD 系列之TFT 用電Such as the TFTD of the FPD series of Tokyo Electron Ltd. (TEL)

漿儀刻機台。根據本發明,電漿银刻機台之電源功率與偏 壓功率控制在小於或等於25 0 0W/( 6 00 X 720 )mm2基底,較 佳者為小於或等於200 〇W/( 6 00 X 72 0 )mm2基底。若薄膜電 晶體基板大於6 0 0 X 7 2 0 mm2,則可依其面積比例換算其最 佳電源功率與偏壓功率。為了得到對鋁或其合金之良好钱 刻效果’钮刻氣體可採用氯氣(C12 ),流量約為3 〇 〇〜2 2 5 sccm/(600x 720)mm2。並可根據其餘刻效果,選擇性加入 三氣化棚(BCI3)作為反應氣體之一,其流量控制於小於或 等於10 03(^111/( 6 0 0 \ 72 0 )1111112。而電漿蝕刻壓力介於3〜51^ Torr之間。電漿反應室之上板、下板與側壁溫度可押 40t、15 °C 與 6(TC 左右。 工 ; 接著,如第2D圖所示,於透明基板2〇2上沉積—保護 層2 2 2,如氮化矽,將T F T元件完全覆蓋,以保護元件'免為 外界侵I虫。接著在保護層2 2 2上形成一接觸窗開口 2 2 4。又The pulper engraved the machine. According to the present invention, the power and bias power of the plasma silvering machine is controlled to be less than or equal to 260 W/(6 00 X 720 ) mm 2 substrate, preferably less than or equal to 200 〇 W / ( 6 00 X 72 0 ) mm2 substrate. If the thin film transistor substrate is larger than 600 x 7 2 0 mm2, its optimum power and bias power can be converted according to its area ratio. In order to obtain a good money effect on aluminum or its alloy, the gas for the button gas can be chlorine gas (C12) at a flow rate of about 3 〇 2 2 2 5 sccm / (600 x 720) mm 2 . According to the remaining engraving effect, the three gasification shed (BCI3) can be selectively added as one of the reaction gases, and the flow rate is controlled to be less than or equal to 10 03 (^111/(6 0 0 \ 72 0 )1111112. The pressure is between 3~51^ Torr. The temperature of the upper plate, lower plate and side wall of the plasma reaction chamber can be 40t, 15 °C and 6 (TC or so. Work; then, as shown in Figure 2D, transparent Depositing a protective layer 2 2 2 on the substrate 2〇2, such as tantalum nitride, completely covers the TFT element to protect the element from external intrusion. Then a contact opening 2 2 is formed on the protective layer 22 2 4. Again

1247049 五、發明說明(7) 最後,如第1E圖所示,於透明基板202上沈積一銦錫 氧化物層(indium tin o x i d e,I Τ Ο ) ’並進行微影钱刻製 程’將其定義為信號線區226以及畫素(pixel)區228。 在上述實施例中,雖以6 0 0 X 7 2 0 m m2之T F T基底為例, 但本發明並非以此為限,更大的TFT基板,例如680 X 880 mm2、7 30 X 9 20mm2、1〇〇〇 X i 2 00mm2 或 1 1 0 0 X 1 2 5 0mm2 等等, 或是:般的半導體基板,均可以根據本發明,在鋁或鋁合 金的電漿飯刻時,均可採用低電源功率與低偏壓功率,以 避免對上電極的撞擊,並進而減少殘餘物對基板的污 發明效果與優點 實驗分析,以高密度(HDP)蝕刻機進行鋁或鋁合 料,將蝕刻的電源功率與偏壓功率均控制在 適當的減緩對“以:钱::^的上電極機率’同時 出反應室外,避免开,,使蝕刻生成物可以即時被抽 TFT製程良率,並長〜積物汀染基板表面,有效提升 以下以第ιίί;;::性保養(ΡΜ)的時間間隔。 時,以ΡΜ時間間隔評估最文不同18或紹合金電衆姓刻條件 第i表 和冲估最佳的電漿操作條件。 第11頁 0632-8573TlVF(n);AU.91074;PEGGY.ptd 1247049 五、發明說明(8) 以ICP钱刻機台棘刻Al-Nd合金(Nd含量2 atoms °斗 4^ 氣體(sccm&gt; 功率(W&gt; 壓力 (mTorr)如 PM間隔 (片&gt; 组 別〆 Cl2^ BC13^ 電源‘ 偏壓^ 0^ 300- 2000^ 3400^ 3^ 200^ 200夺 10CM 3000+ 300CM 5^ 50CM 270^ 90^ 300CM 3400 5^ 300〜5 00^ 270^ 90^ 2000^ 2500^ 5^ 800^ 225—1 75^ 2000^ 2000^ 5^ 1000〜1500# □ 由第1表可以看出,在五組電漿蝕刻條件中,PM間隔 片數以組別4最大,其次為組別3。顯示採用一般的蝕刻鋁 或鋁合金的蝕刻氣體組合與壓力時,將電源與偏壓功率降 低至25 0 0W或以下時,可以有效的增加PM片數,代表進行 PM的時間間隔有效拉長。表示在降低電漿蝕刻的電源與偏 壓功率時,可以有效改善電漿蝕刻上部電極所造成的污染 問題,線上人員可減少電漿蝕刻機台進行預防性保養的次 數,並提升製程品質。 雖然本發明以較佳實施例揭露如上,然其並非用以限 定本發明,任何熟悉此項技藝者,在不脫離本發明之精神 和範圍内,當可做些許更動與潤飾,因此本發明之保護範 圍當視後附之申請專利範圍所界定者為準。1247049 V. INSTRUCTION DESCRIPTION (7) Finally, as shown in FIG. 1E, an indium tin oxide layer (I Τ Ο ) is deposited on the transparent substrate 202 and is subjected to a micro-etching process to define it. It is a signal line area 226 and a pixel area 228. In the above embodiment, although the TFT substrate of 600×7 2 m m 2 is taken as an example, the present invention is not limited thereto, and a larger TFT substrate, for example, 680 X 880 mm 2 , 7 30 X 9 20 mm 2 . 1〇〇〇X i 2 00mm2 or 1 1 0 0 X 1 2 5 0mm2, etc., or a general semiconductor substrate, which can be used in the case of aluminum or aluminum alloy plasma cooking according to the present invention. Low power supply and low bias power to avoid impact on the upper electrode, and thus reduce the effect of the residue on the substrate. Experimental analysis, high-density (HDP) etching machine for aluminum or aluminum alloy, will be etched Both the power supply and the bias power are controlled to moderately slow down the "to the potential of the upper electrode of the money:: ^" while reacting outside the chamber to avoid opening, so that the etching product can be immediately pumped to the TFT process yield, and ~ The surface of the substrate is dyed on the surface of the substrate, effectively raising the time interval between the first and the first (M). When the time interval is evaluated, the most different 18 or the alloys are recorded. Evaluate the best plasma operating conditions. Page 11 0632-8573TlVF(n); AU.91 074;PEGGY.ptd 1247049 V. Description of invention (8) Rare-grain Al-Nd alloy with ICP money machine (Nd content 2 atoms ° bucket 4^ gas (sccm> power (W> pressure (mTorr) such as PM interval ( Slice &gt; Group 〆Cl2^ BC13^ Power ' Bias ^ 0^ 300- 2000^ 3400^ 3^ 200^ 200 wins 10CM 3000+ 300CM 5^ 50CM 270^ 90^ 300CM 3400 5^ 300~5 00^ 270 ^ 90^ 2000^ 2500^ 5^ 800^ 225—1 75^ 2000^ 2000^ 5^ 1000~1500# □ It can be seen from the first table that in the five plasma etching conditions, the number of PM spacers is grouped. The other is the largest, followed by the group 3. It shows that when the etching gas combination and pressure of the general etching aluminum or aluminum alloy are used, when the power supply and the bias power are reduced to 205 W or less, the number of PM pieces can be effectively increased. The time interval for performing PM is effectively elongated, which means that when the power and bias power of the plasma etching are lowered, the pollution caused by the upper electrode of the plasma etching can be effectively improved, and the line personnel can reduce the preventive property of the plasma etching machine. The number of maintenances and the quality of the process. Although the invention is disclosed above in the preferred embodiment, The scope of the present invention is defined by the scope of the appended claims, which is defined by the scope of the appended claims. quasi.

0632-8573TWF(n);AU-91074;PE〇jY.ptd 第 12 頁 1247049 圖式簡單說明 為了讓本發明之上述目的、特徵、及優點能更明顯易 懂,以下配合所附圖式,作詳細說明如下: 圖式簡單說明 第1圖所示為習知的高密度電漿(HDP)蝕刻機台反應腔 室配置示意圖。 第2A至2E圖所示為根據本發明之一實施例的薄膜電晶 體製作流程剖面圖。 符號說明 10 :靜電吸盤、12 : TFT基板、14 :射頻偏壓電源、 16 :電漿圈、18 :上電極、20 :感應線圈、22 :感應電漿 源、202 : TFT透明基底、204 ··閘極線、20 6 :閘極絕緣層 、208 :絕緣層、210 :第一爭導體層、212 :第二半導體 層、2 1 4、信號線、2 1 6 ··通道、2 1 8、2 2 〇 :源極/汲極金 屬層、222 :保護層、224 :接觸窗、226 :信號區、228 :晝素區。0632-8573TWF(n); AU-91074; PE〇jY.ptd Page 12 1247049 BRIEF DESCRIPTION OF THE DRAWINGS In order to make the above objects, features, and advantages of the present invention more apparent, the following The detailed description is as follows: Brief Description of the Drawings Fig. 1 is a schematic view showing the configuration of a conventional high-density plasma (HDP) etching machine reaction chamber. 2A to 2E are cross-sectional views showing a process for fabricating a thin film transistor according to an embodiment of the present invention. DESCRIPTION OF REFERENCE NUMERALS 10: electrostatic chuck, 12: TFT substrate, 14: RF bias power supply, 16: plasma pad, 18: upper electrode, 20: induction coil, 22: inductive plasma source, 202: TFT transparent substrate, 204 Gate line, 20 6 : gate insulating layer, 208: insulating layer, 210: first conductor layer, 212: second semiconductor layer, 2 1 4, signal line, 2 1 6 · channel, 2 1 8 2 2 〇: source/drain metal layer, 222: protective layer, 224: contact window, 226: signal region, 228: halogen region.

0632-8573TWF(n);AU-91074;PEGGY.ptd 第 13 頁0632-8573TWF(n); AU-91074; PEGGY.ptd Page 13

Claims (1)

^47^9本 u丨丨丨丨 案產一&quot;胆22960 年/〇月?g日 修正本 六、申請專利範圍 一 - 1—'一&quot; 1 · 一種铭或銘合金之蝕刻方法,包含下列步驟: 提供一基底,其上具有一鋁層或一鋁合金層; 在一高密度電漿(HDP )蝕刻機台上進行一電漿蝕刻以 蝕=部分之該鋁層或鋁合金層,其中該電漿蝕刻之一電源 功率與一偏壓功率小於或等於2 5 0 0 W/( 6 0 0 X 72 0 )mm2基 底該U漿姓刻壓力為3〜5 m τ 〇 r r,且該電漿钱刻之钱刻氣 體為氯氣’該電漿蝕刻之流量為3〇〇〜225sccm/( 6 0 0 x 72 0)mm2。 、2 ·根據申請專利範圍第1項所述之鋁或鋁合金之蝕刻 方法,其中該基底為透明玻璃基板。 3.根據申請專利範圍第2項所述之鋁或鋁合金之蝕刻 方法,其中該鋁合金為鋁—鈮合金、鋁-鈦合金、鋁—鈇合 金、链—石夕—銅或鈦—鋁-鈦、或氮化矽/鋁合金之一。 4 ·根據申請專利範圍第1項所述之鋁或鋁合金之蝕刻 方法’其中該電源功率與該偏壓功率小於或等於 2000W/(600 x 72 0 )mm2 基底。 5 · —種鋁或鋁合金之钱刻方法,包含下列步騍: 提供一基底; 於該基底上沈積一鋁層或一鋁合金層; 形成一圖案化之光阻層於該鋁層或該鋁合金層上·以 及 , 、以該光阻層為幕罩,進行一電漿蝕刻以圖案化該鋁層 或該鋁合金層,其令,該電漿蝕刻之一電源功率與一偏壓 功率小於或等於2 5 0 01/(600/ 720)11111]2基底,該電漿钱刻^47^9本u丨丨丨丨 The case of a product &quot;Bile 22960 / 〇月? G-day revision sixth, the scope of application for patent one - 1 - 'one &quot; 1 · an etching method of Ming or Ming alloy, comprising the following steps: providing a substrate having an aluminum layer or an aluminum alloy layer; A high-density plasma (HDP) etching machine performs a plasma etching to etch a portion of the aluminum layer or the aluminum alloy layer, wherein one of the plasma etching power and a bias power is less than or equal to 2 500 W / ( 6 0 0 X 72 0 ) mm2 substrate The U paste surname pressure is 3~5 m τ 〇rr, and the plasma engraved money is chlorine gas 'The flow rate of the plasma etching is 3〇〇 ~225sccm/(6 0 0 x 72 0)mm2. The method of etching an aluminum or aluminum alloy according to claim 1, wherein the substrate is a transparent glass substrate. 3. The etching method of aluminum or aluminum alloy according to item 2 of the patent application scope, wherein the aluminum alloy is aluminum-bismuth alloy, aluminum-titanium alloy, aluminum-bismuth alloy, chain-stone-copper or titanium-aluminum - one of titanium, or tantalum nitride/aluminum alloy. 4. The etching method of aluminum or aluminum alloy according to claim 1, wherein the power source and the bias power are less than or equal to 2000 W/(600 x 72 0 ) mm 2 of the substrate. 5 - a method for engraving aluminum or aluminum alloy, comprising the steps of: providing a substrate; depositing an aluminum layer or an aluminum alloy layer on the substrate; forming a patterned photoresist layer on the aluminum layer or And on the aluminum alloy layer, and using the photoresist layer as a mask, performing a plasma etching to pattern the aluminum layer or the aluminum alloy layer, so that one of the plasma etching power and a bias power Less than or equal to 2 5 0 01/(600/ 720)11111]2 substrate, the plasma money engraved 0632-8573twf2(3.7) ; AU91074 ; wayne.ptc 第14頁 1247049 __案號91122960 ^ ! 曰 修正_ 六、申請專利範圍 之反應氣體包含氯氣(Ci2),流量為30 0〜225sccm/(600x 720)mm2基底之間,該電漿麵刻磨力介於3〜5fflT〇rr ;以及 去除該光阻層。 6 ·根據申請專利範圍第5項所述之鋁或鋁合金之蝕刻 方法’其中該電源功率與該偏壓功率小於或等於 200 0W/(600x720)mm2 基底。 7 ·根據申请專利乾圍第5項戶斤述之銘或链合金之钱刻 方法’其中該銘合金為铭-鎚合金、銘-敍合金、链_鈦合 金、鋁-石夕-銅或鈦—鋁-鈦、或氮化矽/鋁合金之一。 8 ·根據申請專利範圍第5項所述之鋁或鋁合金之飯刻 方法,其中該電漿蝕刻係於感應耦合式電漿(丨Cp)蝕刻機 台或變壓器耦合電漿(TCP)蝕刻機台之一中進行。 9·根據申請專利範圍第8項所述之鋁或鋁合金之飿刻 方法’其中該感應搞合式電襞(ICP)儀刻或變壓器輕人+ 漿(TCP)機台係為液晶顯示器薄膜電晶體之專用機台:包 1 0 ·根據申請專利範圍第5項所述之鋁或鋁合金之麵 方法,其中該圖案化後之鋁層或鋁合金層係作為 1 體之閘極或導線。 ’、私日日 0632-8573twf2(3.7) ; AU91074 ; wayne.ptc 麓0632-8573twf2(3.7) ; AU91074 ; wayne.ptc Page 14 1247049 __ Case No. 91922960 ^ ! 曰 Amendment _ 6. The reaction gas of the patent application scope contains chlorine gas (Ci2), flow rate is 30 0~225sccm/(600x 720 Between the mm2 substrates, the plasma surface grinding force is between 3 and 5 ffl T rr; and the photoresist layer is removed. 6. The etching method of aluminum or aluminum alloy according to claim 5, wherein the power source and the bias power are less than or equal to 200 0 W/(600 x 720) mm 2 of the substrate. 7 · According to the application for patents, the fifth item of the household name, or the alloy of the chain, the method of the alloy is Ming-hammer alloy, Ming-Xu alloy, chain_titanium alloy, aluminum-shixi-copper or One of titanium-aluminum-titanium or tantalum nitride/aluminum alloy. 8. The method of engraving aluminum or aluminum alloy according to claim 5, wherein the plasma etching is performed on an inductively coupled plasma (丨Cp) etching machine or a transformer coupled plasma (TCP) etching machine. Conducted in one of the stations. 9. The engraving method of aluminum or aluminum alloy according to item 8 of the patent application scope, wherein the induction electro-mechanical (ICP) instrument or the transformer light-man + plasma (TCP) machine is a liquid crystal display film A special machine for crystals: package 1 0. The method of surface aluminum or aluminum alloy according to claim 5, wherein the patterned aluminum layer or aluminum alloy layer is used as a gate or wire of a body. ', private day 0632-8573twf2 (3.7); AU91074 ; wayne.ptc 麓
TW91122960A 2002-10-04 2002-10-04 Method for etching aluminum or aluminum alloy TWI247049B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW91122960A TWI247049B (en) 2002-10-04 2002-10-04 Method for etching aluminum or aluminum alloy

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW91122960A TWI247049B (en) 2002-10-04 2002-10-04 Method for etching aluminum or aluminum alloy

Publications (1)

Publication Number Publication Date
TWI247049B true TWI247049B (en) 2006-01-11

Family

ID=37399734

Family Applications (1)

Application Number Title Priority Date Filing Date
TW91122960A TWI247049B (en) 2002-10-04 2002-10-04 Method for etching aluminum or aluminum alloy

Country Status (1)

Country Link
TW (1) TWI247049B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9917046B2 (en) 2016-07-04 2018-03-13 Unimicron Technology Corp. Manufacturing method of a circuit board having a glass film
TWI620484B (en) * 2016-06-02 2018-04-01 欣興電子股份有限公司 Circuit board structure and manufacturing method thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI620484B (en) * 2016-06-02 2018-04-01 欣興電子股份有限公司 Circuit board structure and manufacturing method thereof
US9917046B2 (en) 2016-07-04 2018-03-13 Unimicron Technology Corp. Manufacturing method of a circuit board having a glass film

Similar Documents

Publication Publication Date Title
TWI356498B (en)
US5470768A (en) Method for fabricating a thin-film transistor
JP2530990B2 (en) Method of manufacturing thin film transistor matrix
CN110867458B (en) Metal oxide semiconductor thin film transistor array substrate and manufacturing method thereof
TW201032289A (en) Method of fabricating array substrate
CN108198756B (en) Preparation method of thin film transistor and preparation method of array substrate
US10141451B2 (en) Electrode layer, thin film transistor, array substrate and display apparatus having the same, and fabricating method thereof
US7674662B2 (en) Process for making thin film field effect transistors using zinc oxide
US5767015A (en) Metal plug with adhesion layer
CN108474986A (en) Thin film transistor (TFT) and its manufacturing method, display base plate and display panel with the thin film transistor (TFT)
TWI247049B (en) Method for etching aluminum or aluminum alloy
US5705429A (en) Method of manufacturing aluminum wiring at a substrate temperature from 100 to 150 degrees celsius
US6524958B2 (en) Method of forming channel in thin film transistor using non-ionic excited species
JPH11158615A (en) Sputtering device and production of semiconductor device using it
JP2005340827A (en) Polycrystalline silicon film structure and manufacturing method of the same, and mafanucturing method of tft using the same
JP4228424B2 (en) Manufacturing method of semiconductor device
JP3235549B2 (en) Conductive layer formation method
TWI359475B (en) Method for preventing an increase in contact hole
JP3616724B2 (en) Manufacturing method of semiconductor device
CN100557787C (en) Production method of pixel structure
CN111048523A (en) Array substrate and preparation method thereof
JPH07225395A (en) Liquid crystal display device and its production
TW559954B (en) Method for etching tungsten or tungsten compound
JPH0661198A (en) Manufacture of thin film device
TW469569B (en) Method for manufacturing low-resistance polysilicon/metal gate structure

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees