TWI237369B - Bump structure - Google Patents

Bump structure Download PDF

Info

Publication number
TWI237369B
TWI237369B TW93119199A TW93119199A TWI237369B TW I237369 B TWI237369 B TW I237369B TW 93119199 A TW93119199 A TW 93119199A TW 93119199 A TW93119199 A TW 93119199A TW I237369 B TWI237369 B TW I237369B
Authority
TW
Taiwan
Prior art keywords
layer
metal layer
scope
ball
patent application
Prior art date
Application number
TW93119199A
Other languages
Chinese (zh)
Other versions
TW200601523A (en
Inventor
Min-Lung Huang
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW93119199A priority Critical patent/TWI237369B/en
Application granted granted Critical
Publication of TWI237369B publication Critical patent/TWI237369B/en
Publication of TW200601523A publication Critical patent/TW200601523A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Wire Bonding (AREA)

Abstract

A wafer bump structure mainly comprises wafer pads, under bump metallurgy layers and bumps. Therein, the wafer pads are formed on an active surface of the wafer and exposed out of openings formed in a passivation layer over the active surface, and each under bump metallurgy layer is formed over the corresponding wafer pad. Each under bump metallurgy layer includes an adhesive layer, a barrier layer, and a wetting layer which are sequentially formed on the wafer pads. Specifically, the material of the barrier layer mainly includes nickel-copper alloy.

Description

善 1237369 ""^~^—^119199 ^ Ά 、發明說明(1) ' --- )太【發明所屬之技術領域】 ^月係關於—種凸結構,且特別是有關於一 日日圓銲墊盥{曰土丨 裡改 变〃 ~枓凸塊間接合強度之晶圓凸塊結構。 曰 修正 一)、【先前技術】 迷擴ί高社會的今日,多媒體應用市場不斷地急 網路 積體電路封裝技術也隨之朝電子裝置的數位化、 上述的要:域ί接化以及使用人性化的趨勢發展。為達成 積 水’電子元件必須配合高速處理化、多功能化、 體電匕輕量化及低價化等多方面之要求,也因此積 站y路封液技術也跟著朝向微型化、高密度化發展。t Φ 步°陣列式構裝(Bal 1 Gr id Array,BGA ),晶片尺寸構 、(Chip-Scale package,cSP ),覆晶構裝(Flip 々Ch^p’ f/C ),多晶片模組(Multi—Chip M〇dule,Mcm ) 等兩密度積體電路封裝技術也因應而生。 其中覆晶構裝技術(Flip Chip Packaging Techno 1 ogy )主要是利用面陣列(aregl array )的排列方 式’將多個晶片銲墊(bonding pad)配置於晶片(die)之主 動表面(active surface),並在各個晶片銲墊上形成凸塊 (bump),接著再將晶片翻面(flip)之後,利用晶片銲塾」 的凸塊分別電性(electrical ly)及機械(mechanicai ly)連 接至基板(substrate)或印刷電路板(PCB)之表面所對應的 接合墊(mounting pad)。再者,由於覆晶接合技術係可應 用於高接腳數(High Pin Count)之晶片封裝結構,並同時 具有縮小封裝面積及縮短訊號傳輸路徑等多項優點,所以善 1237369 " " ^ ~ ^ — ^ 119199 ^ Ά, description of the invention (1) '---) too [Technical field to which the invention belongs] ^ The month is about a kind of convex structure, and especially about a day yen The structure of the wafer bump that changes the bonding strength between the 〃 ~ 枓 bumps in the pad. (Revision 1), [Previous Technology] Today, the multimedia application market is eager to expand the network integrated circuit packaging technology to the digitalization of electronic devices. The above-mentioned points: domain connection and use Humanized trends. In order to achieve Sekisui's electronic components, it is necessary to cooperate with various requirements such as high-speed processing, multi-functionalization, weight reduction of body electric daggers, and low cost. Therefore, the technology of sealing liquid of Jietai Road has also developed toward miniaturization and high density . t Φ step ° array structure (Bal 1 Gr id Array, BGA), chip size structure (Chip-Scale package, cSP), flip-chip structure (Flip 々Ch ^ p 'f / C), multi-chip mold Group (Multi-Chip Module, Mcm) and other two-density integrated circuit packaging technologies have also been developed. The flip chip packaging technology (Flip Chip Packaging Techno 1 ogy) mainly uses an array arrangement (aregl array) to arrange multiple bonding pads on the active surface of the die. And bumps are formed on each wafer pad, and after the wafer is flipped, the bumps of the wafer pad are used to electrically and mechanically connect to the substrate ( substrate) or a mounting pad corresponding to the surface of a printed circuit board (PCB). In addition, since the flip-chip bonding technology can be applied to a high pin count (High Pin Count) chip packaging structure, and has many advantages such as reducing the package area and shortening the signal transmission path, so

第6頁Page 6

1237369取 _案號 93119199 五、發明說明(2) 覆晶接合技術目前已經廣泛地應用在晶片封裝領域。 •而所謂的晶圓凸塊製程,則常見於覆晶技術(flip c h i p )中,主要係在形成有多個晶片的晶圓上之對外的接 點(通常是金屬銲墊;亦即為晶圓銲墊)上形成球底金屬層 結構(UBM,Under Bump Metallurgy Structure),接著於 球底金屬層結構之上形成凸塊或植接銲球以作為後續晶片 與基板(substrate)電性導通之連接介面。 請參照圖1,係為習知之半導體晶圓1 〇 〇結構。晶圓 100係具有保護層102及複數個暴露出於保護層1〇2開口的 晶圓銲墊104。另外,於晶圓銲墊104上形成有一球底金屬 層1 0 6 (亦稱為球底金屬層結構),且球底金屬層1 〇 6上形 成有一銲料凸塊108。其中,球底金屬層106係配置於晶圓 銲墊1 04與銲料凸塊i 08之間,用以作為晶圓銲墊1 〇4及銲 料凸塊1 0 8間之接合介面。 請再參考圖1,習知之球底金屬層1〇6主要包括黏著層 (adhesion layer) 106a、阻障層(barrier layer) 106b及潤濕層(wetting layer) i〇6c。黏著層ι〇6&係用 以增加晶圓銲墊1 04與阻障層1 06b間的接合強度,其材質 例如為鋁或鈦等金屬。而阻障層1〇61)係 & 障 i 〇 6 b之上下兩側的金屬發生擴散(d i f f u s i = , 其常用材質例如為鎳釩合金及鎳等金屬。另外,潤濕層 l〇6c係用以增加球底金屬層1〇6對於銲料凸塊1〇8之沾'附力 (wetability),其常用材質包括銅等金屬。值得注意的 疋由於錫氣合金具有較佳之銲接特性,所以銲料凸塊 1 〇 8之材質經常採用錫錯合金,惟鉛對於自然環境的影響1237369 taken _ case number 93119199 V. Description of the invention (2) The flip-chip bonding technology has been widely used in the field of chip packaging. • The so-called wafer bump process is commonly used in flip chip technology, which is mainly the external contact (usually a metal pad; that is, a crystal pad) on a wafer where multiple wafers are formed. Under the bump metal layer structure (UBM, Under Bump Metallurgy Structure) is formed, and then bumps or implanted solder balls are formed on the bottom metal layer structure to serve as the subsequent electrical conduction between the wafer and the substrate. Connection interface. Please refer to FIG. 1, which is a conventional semiconductor wafer 100 structure. The wafer 100 has a protective layer 102 and a plurality of wafer pads 104 exposed through the protective layer 102 openings. In addition, a ball-bottom metal layer 106 (also referred to as a ball-bottom metal layer structure) is formed on the wafer pad 104, and a solder bump 108 is formed on the ball-bottom metal layer 106. The ball bottom metal layer 106 is disposed between the wafer pad 104 and the solder bump i 08 and serves as a bonding interface between the wafer pad 104 and the solder bump 108. Please refer to FIG. 1 again, the conventional ball bottom metal layer 106 mainly includes an adhesion layer 106a, a barrier layer 106b, and a wetting layer 106c. The adhesive layer ι〇6 & is used to increase the bonding strength between the wafer pad 104 and the barrier layer 106b, and the material is, for example, a metal such as aluminum or titanium. The barrier layer 1061) is a metal that diffuses on the upper and lower sides of the barrier i 〇6 b (diffusi =, and its commonly used materials are, for example, nickel-vanadium alloy and nickel. In addition, the wetting layer 106c is It is used to increase the wettability of the ball bottom metal layer 10 to the solder bump 108. Its common materials include metals such as copper. It is worth noting that because tin gas alloys have better soldering properties, solder The material of bump 1 08 is often tin alloy, but the effect of lead on the natural environment

案號93119199_年月日 修正___ 五、發明說明(3) 甚鉅,故有無船銲料(lead free solder)之誕生;其中 含鉛或無鉛之銲料其組成成分均包括錫。 請繼續參考圖1 ; 一般而言,錫極易與銅發生反應,所 以當球底金屬層1 0 6之潤濕層1 0 6 c的組成成分包括銅時, 在迴銲(Ref low)期間,銲料凸塊1 08之錫極易與潤濕層 1 0 6 c之銅發生反應而在潤濕層1 0 6 c及銲料凸塊1 〇 8間生成 介金屬化合物(Inter-Metallic Compound,IMC),即生 成C u eS n s。此外,當球底金屬層1 0 6之阻障層1 〇 6 b的組成成 分主要包括鎳飢合金或鎳時,在迴銲期間,銲料凸塊1 〇 8 之錫先與潤濕層1 0 6 c之銅反應生成介金屬化合物,即生成 C u 6S η 55接著銲料凸塊1 0 8之錫再與阻障層ι〇6 b之錄反應生 成另一種介金屬化合物,即生成N i jn 4。值得注意的是, 由於録料凸塊108之錫與阻障層l〇6b之鎳於較長^間反應 下,所產生的介金屬化合物(即NhSnJ係為不連續之^ 狀結構,如此將使得銲料凸塊1 08易於從此處脫落。因 此,如何提供解決上述問題,實為本發明之重要課題。 (三)、【發明内容】 有鑑於此,本發明之目的係在於提出一凸塊結 包含一球底金屬層,適於配置在晶圓銲墊與銲料=,其 間,用以減緩介金屬化合物(即N丨〇之生成迷A之 解決鮮料凸塊易於脫落之問題,故可長時間地維持\’並 塊與晶圓銲墊間之接合強度,進而提高晶片封^纟士料凸 用壽命。%構之使 緣是’為達上述目的,本發明係提出一晶圓 u塊ΜCase No. 93119199_ YYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYYY etc. etc., etc. 5. The description of the invention (3) is huge, so there is the birth of lead free solder. The lead or lead-free solders include tin. Please continue to refer to Figure 1; in general, tin reacts very easily with copper, so when the composition of the wetted layer 1 0 6 c of the ball bottom metal layer 106 includes copper, during the reflow (Ref low) The tin of the solder bump 1 08 easily reacts with the copper of the wetting layer 10 6 c to generate an inter-metal compound (IMC) between the wetting layer 10 6 c and the solder bump 1 08. ) To generate C u eS ns. In addition, when the composition of the barrier layer 1 0 6 b of the ball-bottom metal layer 10 6 mainly includes nickel alloy or nickel, during reflow, the tin of the solder bump 1 08 and the wetting layer 10 first The 6 c copper reacts to form an intermetallic compound, that is, Cu 6S η 55 is formed. Then the tin of the solder bump 108 is reacted with the barrier layer ι〇6 b to form another intermetallic compound, which forms N i jn. 4. It is worth noting that due to the long reaction between the tin of the recording bump 108 and the nickel of the barrier layer 106b, the intermetallic compound (that is, NhSnJ is a discontinuous structure, so that This makes the solder bump 108 easy to come off from here. Therefore, how to provide solutions to the above problems is indeed an important subject of the present invention. (3) [Summary of the Invention] In view of this, the object of the present invention is to propose a bump junction Containing a ball-bottom metal layer, it is suitable for disposing on wafer pads and solders, in the meantime, it is used to slow down the intermetallic compounds (that is, the formation of N 丨 A to solve the problem that the fresh material bumps are easy to fall off, so it can be long Timely maintain the bonding strength between the parallel block and the wafer pad, and then increase the life of the wafer sealing material. The structure of the edge is' To achieve the above purpose, the present invention proposes a wafer u block Μ

1237369^^ 93H9199 _ 年 月 曰 倏正_ 五、發明說明(4) 構,其係包含一晶圓’複數個晶圓銲墊’複數個球底金屬 層及複數個凸塊。該複數個晶圓銲墊係配置於該晶圓之該 主動表面上且暴露出設置於該晶圓之該主動表面之保護 層。其中該球底金屬層至少具有:一黏著層,配置於晶圓 銲墊上;一阻障層,配置於黏著層上;一潤濕層,配置於 該阻障層上;且阻障層主要係由鎳銅合金所組成’如一鎳 銅合金層,用以減缓阻障層與銲料凸塊間之介金屬化合物 之形成速率,以避免銲料凸塊之錫與阻障層反應而在球底 金屬層中生成接合強度較差之介金屬化合物,來解決銲料 凸塊易於脫落之問題。1237369 ^^ 93H9199 _ year month 倏 月 _ V. Description of the invention (4) structure, which includes a wafer 'a plurality of wafer pads' a plurality of ball-bottom metal layers and a plurality of bumps. The plurality of wafer pads are disposed on the active surface of the wafer and expose a protective layer disposed on the active surface of the wafer. The ball-bottom metal layer has at least: an adhesive layer disposed on the wafer pad; a barrier layer disposed on the adhesive layer; a wetting layer disposed on the barrier layer; and the barrier layer is mainly It is composed of a nickel-copper alloy, such as a nickel-copper alloy layer, which is used to slow down the formation rate of the intermetallic compound between the barrier layer and the solder bump, so as to prevent the tin of the solder bump from reacting with the barrier layer to form a metal on the bottom of the ball. An intermetallic compound with poor bonding strength is generated in the layer to solve the problem that the solder bump is easy to fall off.

緣是,為達上述目的,本發明係提出一種球底金屬層 結構,適於配置在一晶圓之一晶圓銲墊上,該晶圓上更具 有一保護層以暴露出該晶圓銲墊,其中該球底金屬層結構 係包栝一黏著層,配置於該晶圓銲墊上;一阻障層,配置 於該黏著層上,且該阻障層之材質係鎳銅合金;及一潤濕 | ,配置於該阻障層上。The reason is that in order to achieve the above-mentioned object, the present invention proposes a ball-bottom metal layer structure suitable for being disposed on a wafer pad of a wafer, and the wafer further has a protective layer to expose the wafer pad. Wherein the ball-bottom metal layer structure includes an adhesive layer disposed on the wafer pad; a barrier layer disposed on the adhesive layer, and the material of the barrier layer is nickel-copper alloy; and a lubricant Wet |, placed on the barrier layer.

緣是,為達上述目的,本發明係提出一種基板銲墊結 構,該基板銲墊結構係形成於一基板上,且該基板之一銲 罩層之一開口係暴露出該基板銲墊結構,其中該基板銲墊 結構係包含一基板銲墊;一第一金屬層,配置於該基板銲 蛰上;一鎳銅合金層,配置於該第一金屬層上;及一第二 金屬層,配置於該鎳銅合金層上。 综前所述’由於本發明中,阻障層主要由鎳銅合金所 組成,故可減緩錫與阻障層之鎳之反應速率,並可進一步 防土錄料凸塊之錫與阻障層之鎳反應生成不連續塊狀結構The reason is that in order to achieve the above-mentioned object, the present invention proposes a substrate pad structure, the substrate pad structure is formed on a substrate, and an opening of a solder mask layer of the substrate exposes the substrate pad structure, The substrate pad structure includes a substrate pad; a first metal layer disposed on the substrate pad; a nickel-copper alloy layer disposed on the first metal layer; and a second metal layer disposed On the nickel-copper alloy layer. To sum up, 'Since the barrier layer is mainly composed of a nickel-copper alloy in the present invention, the reaction rate between tin and the nickel of the barrier layer can be slowed down, and the tin and the barrier layer of the earth recording bump can be further prevented. Nickel reaction produces discontinuous massive structure

第9頁Page 9

93Π9199 五、發明說明(5) 之介金屬化合物(即生成Ni3Sn4)。 (四)、【實施方式】 塊結i 了將參照相關圖 < ’說明依本發明較佳實施例之凸 凸堍二ί ΐ圖2 ’其顯不根據本發明之較佳實施例之晶圓 凸塊結構的剖面示意圖。 / 20(ηΛ·參/圖2’係表示晶圓2 0 0之部分結構示意圖。晶圓 保護層2〇2及晶圓鮮塾2〇4,且晶圓鏵堅204上係 =成球底金屬層2 0 6。保護層2〇2係配置於晶圓表面 為曰圓護晶圓200表面並具有開口暴露出銲墊204以作 言二=電性連接之接點;而球底金屬層主要由黏著層 層2〇6队潤濕層2〇6撕組成,其中,阻障層 a± 糸由鎳銅合金所組成。當晶圓銲墊204為鋁銲墊 声結Ϊ者層7阻障層/潤濕層較佳地可為銘/錄銅合金/銅三 二、s溫4而當晶圓銲墊2 0 4為銅銲墊時,黏著層/阻障層/ 層較佳地可為鈦/鎳銅合金/銅三層結構。惟不論其 =θ 、阻障層、潤濕層是由何材料所組成,一般而言,黏 著層之材質係選自於由鈦、鎢、鈦鎢合金、鉻、鋁所組成 族群中之一種材質;而潤濕層之材質係選自於銅、鉻銅、 銅合金、鐵、鐵合金、鈷及鈷合金所組成之族群。其中, 黏著層、阻障層及潤濕層可利用濺鍍之方式或電鍍之 形成之。 ' 承上所述,由於銲料凸塊2 0 8 (較佳地係由錫船重量比 約為5 : 9 5或3 : 9 7或1 〇 ·· 9 0所形成),最後係形成於潤濕層93Π9199 V. Intermediate metal compound of invention description (5) (that is, Ni3Sn4 is formed). (4). [Embodiment] The block i will be referred to the related figure < 'Explanation of the preferred embodiment of the present invention according to the second embodiment " Figure 2' It shows the crystal according to the preferred embodiment of the present invention A schematic cross-sectional view of a circular bump structure. / 20 (ηΛ · 参 / Figure 2 'is a schematic diagram showing a part of the wafer 200. The wafer protection layer 202 and the wafer fresh wafer 204, and the wafer wafer 204 on the wafer = the bottom of the ball Metal layer 206. The protective layer 002 is arranged on the surface of the wafer as the surface of the round wafer 200 and has an opening exposing the solder pad 204 to make a second = a contact for electrical connection; and a ball-bottom metal layer It is mainly composed of adhesive layer 206 and wetting layer 206. Among them, the barrier layer a ± 糸 is composed of nickel-copper alloy. When the wafer pad 204 is an aluminum pad, the acoustic bonder layer 7 resists The barrier layer / wetting layer is preferably inscribed / recorded copper alloy / copper 32, s temperature 4 and when the wafer pad 2 is a copper pad, the adhesion layer / barrier layer / layer is preferably It can be a three-layer structure of titanium / nickel-copper alloy / copper. However, no matter what material is composed of θ, barrier layer, and wetting layer, in general, the material of the adhesive layer is selected from titanium, tungsten, One material of the group consisting of titanium-tungsten alloy, chromium, and aluminum; and the material of the wetting layer is selected from the group consisting of copper, chrome-copper, copper alloy, iron, iron alloy, cobalt, and cobalt alloy. Among them, the adhesive layer Barrier layer The layer can be formed by sputtering or electroplating. As mentioned above, since the solder bump 208 (preferably by the tin boat weight ratio is about 5: 95 or 3: 9 7 or 10). ·· 9 0), and finally formed in the wetting layer

第10頁 案號 93Π9199 1237369Page 10 Case No. 93Π9199 1237369

五、發明說明(6) 2 0 6 c上,故鮮料凸塊2 0 8迴鲜時,鲜料凸 與潤濕層2 0 6 c中之銅互相反應,之後再斑塊/08中之锡係先 2 0 6b反應,故於本發明中,凸塊中之錫層之阻障層 中及阻障層206b之銅反應,因此能減綉& 潤濕層2〇6c 錄之反應速率,所以能避免過多= 之銻於較長時間下反應’而在球底金屬層内中 塊狀結構之介金屬化合物(即生成N丨、 、戈之 塊2 0 8於迴銲後與球底金屬層2 0 6之接3合4強产而降低銲料凸 由上可知,本發明主之主要特徵係二二 銅合金之阻障層、以及潤濕層於與銲料二^,黏者層·、鎳 >、竹凸塊相接入 而構成球底金屬層,故可避免銲料凸揄由 ° 地 層中之其他下層結構中所含之錄: = = = = 連,,,結構之介金屬化合物(即生成…;形成不 銲料凸塊與球底金屬層之接合強度。此外, ^於 進行迴鲜步驟或在一定之時間内於銲料凸塊熔點以下 度進行加熱反應時,能使銲料凸塊中之錫與來自於球底: 屬層之銅反應形成連續塊狀之錫銅合金斧。 一 值得注意的是,上述之球底金屬層結構,亦可適用於 一般基板之銅銲墊(如圖3Α及圖3Β所示)上,亦即基板3〇〇 上之鲜罩層3 0 2 (solder mask)之開口所暴露之基^板銲墊 3 0 4上’可依序形成有敛金屬層306a、錄銅合金層306 b及 銅金屬層3 0 6 c,以作為基板銲墊3 0 4與銲球或凸塊接合之 過渡層3 0 6,以提昇銲球或凸塊與基板3 〇 〇接合之強度。其 中,圖3 A係表示該基板銲塾3 0 4係部分被銲罩層3 〇 2所覆 蓋;而圖3 B係表示該基板銲墊3 0 4係全部暴露出該録罩層V. Description of the invention (6) On the 2 0 6 c, the fresh material bumps and copper in the wetting layer 2 6 c react with each other when the fresh material bumps 208 are fresh, and then the plaque / 08 The tin series reacts first with 20 6b. Therefore, in the present invention, the copper layer in the barrier layer of the tin layer and the copper reaction in the barrier layer 206b can reduce the reaction rate recorded in the embroidery & wetting layer 206c. Therefore, it is possible to avoid too much of the antimony to react in a longer period of time. And the intermediate metal compound with a bulk structure in the metal layer of the bottom of the ball (that is, the block of N 丨, Ge, 2 0 8 and the bottom of the ball after resoldering) It can be seen from the above that the main features of the present invention are the barrier layer of the two-two copper alloy, and the wetting layer between the two layers of solder and the solder layer. , Nickel >, bamboo bumps are connected to form a ball-bottom metal layer, so solder bumps can be prevented from being contained in other substructures in the ° formation: = = = = Compounds (that is, formed ...; forming the bonding strength between the solderless bumps and the ball-bottom metal layer. In addition, ^ the melting point of the solder bumps during the refreshing step or within a certain period of time When the heating reaction is performed at the following degree, the tin in the solder bump can be caused to react with the copper from the bottom of the ball: the copper of the metal layer forms a continuous block of tin-copper alloy axe. It can also be applied to the copper pads of general substrates (as shown in Figures 3A and 3B), that is, the substrate pads exposed by the openings of the solder mask on the substrate 300. On the 3 0 4 ′, a convergent metal layer 306a, a copper alloy layer 306 b, and a copper metal layer 3 0 6 c may be sequentially formed as a transition layer for the substrate pad 3 0 4 and a solder ball or bump to be joined. 3 0 6. To improve the bonding strength between the solder balls or bumps and the substrate 300. Among them, Figure 3 A shows that the substrate welding pad 3 04 is covered by the solder mask layer 3 02; and Figure 3 B shows The substrate pads 3 0 4 all expose the masking layer.

第11頁 1237369 案號 93119199 曰 修正 五、發明說明(7) 3 0 2’之一開口。 另外,如圖4 A所示,本發明之球底金屬層結構4 〇 6亦 可由第一導電層406a、鎳銅合金層406 b及第二導電層4〇6c 所組成,第一導電層4 0 6 a之材質係選自於由鈦、鎢、鈦嫣 合金、鉻、鋁所組成族群中之一種材質,而第二導電層 4 0 6 c之材質係選自於銅、鉻銅合金及銅合金所組成族群中 之一種材質;且第一導電層40 6a係直接設置於晶圓銲墊4〇4 上’而第二導電層4 〇 6 c則可直接與銲料凸塊4 0 8相連接。 再者,當球底金屬層於晶圓上延伸以為一線路重分佈 層4 1 0時(如圖4 B ),球底金屬層之一部份亦可形成線路重 分佈銲墊,亦即由線路重分佈層4 1 0暴露出介電層(介電 保護層)4 1 2之開口 4 1 2 a所形成之,且線路重分佈銲塾之最 上層金屬層之材質係主要為銅或銅合金。其中,線路重分 佈層可包含黏著層4 1 0 a、一阻障層4 1 0 b、及一潤濕層 410c’且介電層(介電保護層;dielectric layer)41 2可 由聚亞醢胺(p〇lyimide,PI)或苯併環丁烯 (Benzocyclobutene,BCB)等高分子聚合物之材質所組成。 於本實施例之詳細說明中所提出之具體的實施例僅為 了易於說明本發明之技術内容,而並非將本發明狹義地限 制於該實施例,因此,在不超出本發明之精神及以下申請 專利範圍之情況,可作種種變化實施。Page 11 1237369 Case No. 93119199 Amendment V. Description of Invention (7) One of the 3 0 2 'openings. In addition, as shown in FIG. 4A, the ball bottom metal layer structure 4 of the present invention may also be composed of a first conductive layer 406a, a nickel-copper alloy layer 406b, and a second conductive layer 406c. The first conductive layer 4 The material of 0 6 a is selected from the group consisting of titanium, tungsten, titanium alloy, chromium, and aluminum, and the material of the second conductive layer 40 6 c is selected from copper, chromium-copper alloy, and One of the materials in the group of copper alloys; and the first conductive layer 406a is directly disposed on the wafer pad 400, and the second conductive layer 406c can be directly phased with the solder bump 408. connection. Furthermore, when the ball-bottom metal layer extends on the wafer as a circuit redistribution layer 4 10 (as shown in FIG. 4B), a part of the ball-bottom metal layer can also form a circuit redistribution pad, which is formed by The redistribution layer 4 1 0 is formed by exposing the opening 4 1 2 of the dielectric layer (dielectric protection layer) 4 1 2, and the material of the uppermost metal layer of the redistribution pad is mainly copper or copper. alloy. The circuit redistribution layer may include an adhesive layer 4 1 0 a, a barrier layer 4 1 0 b, and a wetting layer 410c ′. The dielectric layer (dielectric protective layer) 41 2 may be made of polyisocyanate. It is composed of polymer materials such as amine (PI) or Benzocyclobutene (BCB). The specific embodiments proposed in the detailed description of this embodiment are only for easy explanation of the technical content of the present invention, and do not limit the present invention to this embodiment in a narrow sense. Therefore, the spirit and the following applications are not exceeded. The scope of patents can be implemented in various ways.

第12頁 1237369案號93119199_年月曰 修正_ 圖式簡單說明 (五)、【圖式之簡單說明】 圖1為習知之球底金屬層結構剖面示意圖。 圖2為依照本發明較佳實施例之凸塊結構剖面示意 圖。 圖3 A為依照本發明應用於基板銲墊之一較佳實施例中 之基板銲墊結構剖面示意圖。 圖3 B為依照本發明應用於基板銲墊之另一較佳實施例 中之基板銲墊結構剖面示意圖。 圖4A為依照本發明另一較佳實施例之凸塊結構剖面示 意圖。 圖4B為依照本發明另一較佳實施例之凸塊結構剖面示 意圖 〇 【元 件符號說明: 100 晶 圓 102 保 護 層 104 晶 圓 銲 墊 106 球 底 金 屬層 1 0 6 a :黏 著 層 1 0 6 b :阻 障 層 1 0 6c ··潤 濕 層 108 銲 料 凸 塊 200 晶 圓 202 保 護 層Page 12 1237369 Case No. 93119199_Year Month Amendment_ Brief Description of Drawings (5) [Simplified Description of Drawings] Figure 1 is a schematic cross-sectional view of the structure of a conventional ball bottom metal layer. FIG. 2 is a schematic cross-sectional view of a bump structure according to a preferred embodiment of the present invention. FIG. 3A is a schematic cross-sectional view of a substrate pad structure applied to a substrate pad according to a preferred embodiment of the present invention. FIG. 3B is a schematic cross-sectional view of a substrate pad structure according to another preferred embodiment of the present invention applied to a substrate pad. Fig. 4A is a schematic sectional view of a bump structure according to another preferred embodiment of the present invention. 4B is a schematic cross-sectional view of a bump structure according to another preferred embodiment of the present invention. [Explanation of component symbols: 100 wafer 102 protection layer 104 wafer pad 106 ball metal layer 1 0 6 a: adhesive layer 1 6 b: barrier layer 1 0 6c · wetting layer 108 solder bump 200 wafer 202 protective layer

第13頁 1237369 案號 93119199 年 曰 修正 圖式簡單說明 2 0 4 :晶圓銲墊 2 0 6 :球底金屬層 2 0 6 a :黏著層 2 0 6 b :阻障層 2 0 6 c :潤濕層 2 0 8 :銲料凸塊 3 0 0 :基板 3 0 2 :銲罩層 3 0 2’:銲罩層 3 0 4 :基板銲墊Page 13 1237369 Case No. 93119199 Revised diagram for simple explanation 2 0 4: Wafer pad 2 0 6: Ball-bottom metal layer 2 0 6 a: Adhesive layer 2 0 6 b: Barrier layer 2 0 6 c: Wetting layer 2 0 8: solder bump 3 0 0: substrate 3 0 2: solder mask layer 3 0 2 ': solder mask layer 3 0 4: substrate pad

3 0 6 :過渡層 306a:鈦金屬層 306b:鎳銅合金層 306c:銅金屬層 4 0 0 :晶圓3 0 6: Transition layer 306a: Titanium metal layer 306b: Nickel copper alloy layer 306c: Copper metal layer 4 0 0: Wafer

4 0 2 :保護層 4 0 4 :晶圓銲墊 4 0 6 :球底金屬層結構 4 0 6a:第一導電層 406b:第二導電層 4 0 8 :銲料凸塊 4 1 0 :線路重分佈層 410a:黏著層 410b:阻障層4 0 2: Protective layer 4 0 4: Wafer pad 4 0 6: Ball-bottom metal layer structure 4 0 6a: First conductive layer 406b: Second conductive layer 4 0 8: Solder bump 4 1 0: Circuit weight Distribution layer 410a: Adhesive layer 410b: Barrier layer

第14頁Page 14

Claims (1)

案號93119199_年月曰 修正_ 六、申請專利範圍 1 · 一種球底金屬層結構,適於配置在一晶圓之一晶圓銲墊 上’該晶圓上更具有一保護層以暴露出該晶圓銲塾,其中 該球底金屬層結構係包括: 一黏著層,配置於該晶圓銲墊上; 一阻障層,配置於該黏著層上,且該阻障層之材質係鎳銅 合金;及 一潤濕層,配置於該阻障層上。 2 ·如申請專利範圍第1項所述之球底金屬層結構,更包含 一銲料凸塊且該銲料凸塊係設置於該潤濕層上。Case No. 93119199_Revision of the month of the year_ 6. Application for Patent Scope 1 · A ball-bottom metal layer structure is suitable for being disposed on a wafer pad of a wafer 'the wafer further has a protective layer to expose the Wafer welding pad, wherein the ball-bottom metal layer structure includes: an adhesive layer disposed on the wafer pad; a barrier layer disposed on the adhesive layer, and the material of the barrier layer is nickel-copper alloy ; And a wetting layer disposed on the barrier layer. 2. The ball-bottom metal layer structure according to item 1 of the scope of the patent application, further comprising a solder bump, and the solder bump is disposed on the wetting layer. 3 ·如申請專利範圍第2項所述之球底金屬層結構,其中該 銲料凸塊之錫鉛重量比係為5 : 9 5。 4.如申請專利範圍第2項所述之球底金屬層結構,其中該 銲料凸塊之錫鉛重量比係為3 : 9 7。 5 .如申請專利範圍第2項所述之球底金屬層結構,其中該 銲料凸塊之錫鉛重量比係為1 0 : 9 0。3. The ball-bottom metal layer structure as described in item 2 of the scope of the patent application, wherein the weight ratio of tin to lead of the solder bump is 5:95. 4. The ball-bottom metal layer structure according to item 2 of the scope of the patent application, wherein the solder-to-lead weight ratio is 3: 97. 5. The ball-bottom metal layer structure according to item 2 of the scope of the patent application, wherein the weight ratio of tin to lead of the solder bump is 10:90. 6 .如申請專利範圍第1項所述之球底金屬層結構,其中該 黏著層之材質係選自於由鈦、鎢、鈦鎢合金、鉻、鋁所組 成族群中之一種材質。6. The ball-bottom metal layer structure according to item 1 of the scope of patent application, wherein the material of the adhesive layer is one selected from the group consisting of titanium, tungsten, titanium-tungsten alloy, chromium, and aluminum. 第16頁 1237369 案號 93119199 修正 六、申請專利範圍 7 ·如申請專利範圍第1項所述之球底金屬層結構,其中該 潤濕層之材質係選自於銅、鉻銅合金及銅合金所組成族群 中之一種材質。 8 ·如申請專利範圍第1項所述之球底金屬層結構,其中該 阻障層係以電鍍之方法形成。 9 ·如申請專利範圍第1項所述之球底金屬層結構,其中該 阻障層係以濺鍍之方法形成。 10 ·如申請專利範圍第1項所述之球底金屬層結構,更包含 一介電層,其中該球底金屬層係為一線路重分佈層,且該 介電層係形成於該線路重分佈層上並具有一開口暴露出該 線路重分佈層以形成一線路重分佈銲墊。 π ·如申請專利範圍第1項所述之球底金屬層結構,其中該 阻卩导層係包含一鎳銅合金層。 1 2 · —種基板銲墊結構,該基板銲墊結構係形成於一基板 上’且該基板之一銲罩層之一開口係暴露出該基板銲墊結 構’其中該基板銲墊結構係包含: 一基板銲塾; 一第一金屬層,配置於該基板銲墊上; 一鎳銅合金層,配置於該第一金屬層上;及Page 16 1237369 Case No. 93119199 Amendment 6. Scope of patent application 7 · The ball-bottom metal layer structure described in item 1 of the scope of patent application, wherein the material of the wetting layer is selected from copper, chrome copper alloy and copper alloy One of the materials in the group. 8. The ball-bottom metal layer structure according to item 1 of the scope of patent application, wherein the barrier layer is formed by electroplating. 9. The ball-bottom metal layer structure according to item 1 of the patent application scope, wherein the barrier layer is formed by sputtering. 10 · The ball-bottom metal layer structure described in item 1 of the scope of patent application, further comprising a dielectric layer, wherein the ball-bottom metal layer is a circuit redistribution layer, and the dielectric layer is formed on the circuit. An opening is exposed on the distribution layer to expose the circuit redistribution layer to form a circuit redistribution pad. π The ball-bottom metal layer structure described in item 1 of the scope of the patent application, wherein the anti-blocking conductive layer comprises a nickel-copper alloy layer. 1 2 · A substrate pad structure, the substrate pad structure is formed on a substrate, and an opening of a solder mask layer of the substrate exposes the substrate pad structure, wherein the substrate pad structure includes : A substrate pad; a first metal layer disposed on the substrate pad; a nickel-copper alloy layer disposed on the first metal layer; and 第17頁 1237369 案號 93Π9199 年月曰 修正 六、申請專利範圍 一第二金屬層,配置於該鎳銅合金層上。 1 3 ·如申請專利範圍第1 2項所述之基板銲墊結構,其中該 録罩層係覆蓋該第二金屬層之一部份。 1 4 .如申請專利範圍第1 2項所述之基板銲墊結構,其中該 開口係完全暴露出該第二金屬層。 1 5 .如申請專利範圍第1 2項所述之基板銲墊結構,其中該 第一金屬層之材質係選自於由鈦、鎢、鈦鎢合金、鉻、鋁 所組成族群中之一種材質。 1 6 .如申請專利範圍第1 2項所述之基板銲墊結構,其中該 第二金屬層之材質係選自於銅、鉻銅合金及銅合金所組成 族群中之一種材質。 1 7 .如申請專利範圍第1 2項所述之基板銲墊結構,其中該 基板銲塾係為一銅墊。Page 17 1237369 Case No. 93Π9199 Amendment VI. Scope of patent application A second metal layer is arranged on the nickel-copper alloy layer. 1 3 · The substrate pad structure according to item 12 of the scope of patent application, wherein the mask layer covers a part of the second metal layer. 14. The substrate pad structure according to item 12 of the scope of patent application, wherein the opening completely exposes the second metal layer. 15. The substrate pad structure according to item 12 of the scope of patent application, wherein the material of the first metal layer is one selected from the group consisting of titanium, tungsten, titanium-tungsten alloy, chromium, and aluminum. . 16. The substrate pad structure according to item 12 of the scope of the patent application, wherein the material of the second metal layer is one selected from the group consisting of copper, chrome copper alloy and copper alloy. 17. The substrate pad structure according to item 12 of the scope of the patent application, wherein the substrate pad is a copper pad. 第18頁Page 18 恪正 1237369 發明專利說明書 文 中 凸塊結構 BUMP STRUCTURE 文 英 發明名稱Exactly 1237369 The invention patent specification BUMP STRUCTURE 名幻 中 發明人 (共1人) a 1.HUANG, MIN-LUNG 1.中華民國TW 所文 居 住中 所文或名!c) 居 稱1 住英名姓(t 籍 申請人 (共1人) 1.鬲雄市三民區鼎勇衔33巷2弄8號10樓 *Kaohsiung' Taiwan^O?! DingyUng St-, Sanmin Chiu, 1·日月光半導體製造股份有限公司 1. ADVANCED SEMICONDUCTOR ENGINEERING, INC. 1.中華民國TW 所所文 居業 住營中 1.811高雄市楠梓加工區經三路26號(本地址與申請者相同 住居所 (營業所) t英文) 1.26 Chin 3rd Rd., Nantze Export Processing Zone Kaoshiung, Taiwan, R. 0. C. 代表人 (中文) 1.張虔生 (W) 1. CHANG, JASONFirst name inventor (1 person) a 1. HUANG, MIN-LUNG 1. Chinese name or first name in the residence of TW in the Republic of China! C) Name 1 Name in English (t applicants (1 person) 1. 10th Floor, No. 8, Lane 2, Lane 33, Lane 33, Dingyong, Sanmin District, Yanxiong City * Kaohsiung 'Taiwan ^ O ?! DingyUng St-, Sanmin Chiu, 1.Sun Moon Semiconductor Manufacturing Co., Ltd. 1. ADVANCED SEMICONDUCTOR ENGINEERING, INC. 1 .Taiwan resident of the TW Office 1.811 No. 26 Jingsan Road, Nanzi Processing Zone, Kaohsiung City (this address is the same residence as the applicant (business office) t English) 1.26 Chin 3rd Rd., Nantze Export Processing Zone Kaoshiung, Taiwan, R. 0. C. Representative (Chinese) 1. Zhang Qiansheng (W) 1. CHANG, JASON
TW93119199A 2004-06-29 2004-06-29 Bump structure TWI237369B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW93119199A TWI237369B (en) 2004-06-29 2004-06-29 Bump structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW93119199A TWI237369B (en) 2004-06-29 2004-06-29 Bump structure

Publications (2)

Publication Number Publication Date
TWI237369B true TWI237369B (en) 2005-08-01
TW200601523A TW200601523A (en) 2006-01-01

Family

ID=36821429

Family Applications (1)

Application Number Title Priority Date Filing Date
TW93119199A TWI237369B (en) 2004-06-29 2004-06-29 Bump structure

Country Status (1)

Country Link
TW (1) TWI237369B (en)

Also Published As

Publication number Publication date
TW200601523A (en) 2006-01-01

Similar Documents

Publication Publication Date Title
TWI231555B (en) Wafer level package and fabrication process thereof
JP6352205B2 (en) Structure for bonding intermetallic compounds on copper pillar bumps
KR100876485B1 (en) MBM layer enables the use of high solder content solder bumps
TWI230450B (en) Under bump metallurgy structure
US20080001288A1 (en) Semiconductor Device and Manufacturing Method Thereof, Semiconductor Package, and Electronic Apparatus
TWI242866B (en) Process of forming lead-free bumps on electronic component
TWI336516B (en) Surface structure of package substrate and method for manufacturing the same
TWI225280B (en) Bumping process
TW589727B (en) Bumping structure and fabrication process thereof
JP3700598B2 (en) Semiconductor chip, semiconductor device, circuit board, and electronic equipment
TW200408095A (en) Chip size semiconductor package structure
TW200532824A (en) Bumping process, bump structure, packaging process and package structure
TWI223883B (en) Under bump metallurgy structure
CN216213431U (en) Packaging structure of flip chip
TWI237369B (en) Bump structure
US6875683B2 (en) Method of forming bump
TW200419748A (en) Under bump metallurgy and flip chip
US20040065949A1 (en) [solder bump]
TWI375307B (en) Flip chip package structure and method for manufacturing the same
TWI223884B (en) Under bump metallurgy structure
TWI237860B (en) Integrated chip structure for wire bonding and flip chip assembly package and fabrication process thereof
US20040256737A1 (en) [flip-chip package substrate and flip-chip bonding process thereof]
TWI242273B (en) Bump structure
TWI262567B (en) Bumped wafer structure
TWI221323B (en) Bumping process

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees