TW565995B - Transmitter for outputting differential signals of different voltage levels - Google Patents
Transmitter for outputting differential signals of different voltage levels Download PDFInfo
- Publication number
- TW565995B TW565995B TW91122237A TW91122237A TW565995B TW 565995 B TW565995 B TW 565995B TW 91122237 A TW91122237 A TW 91122237A TW 91122237 A TW91122237 A TW 91122237A TW 565995 B TW565995 B TW 565995B
- Authority
- TW
- Taiwan
- Prior art keywords
- current
- bias
- differential signal
- control circuit
- voltage
- Prior art date
Links
Landscapes
- Dc Digital Transmission (AREA)
Abstract
Description
565995 五、發明說明α) 發明之領域 本發明係提供一種差動訊號發送器,尤指一種可輸出 具有不同電壓位準的差動訊號之低耗電差動訊號發送器。 發明背景565995 V. Description of the invention α) Field of the invention The present invention provides a differential signal transmitter, especially a low-power differential signal transmitter that can output differential signals with different voltage levels. Background of the invention
擺動差動訊號(Swing differential signaling)是一 種應用於資料傳輸系統中之低耗電技術。正因為其具有低 耗電、低電磁幅射、高訊號/雜訊比、及高資料傳輸速率 等特性,使得低耗電差動訊號被廣泛地應用於資料傳輸的 系統中。目前差動訊號系統中的差動訊號之擺動幅度(或 是波峰至波谷的幅度)隨系統種類之不同而有所差異,但 通常都小於6 0 0毫伏。Swing differential signaling is a low-power technology used in data transmission systems. Because of its low power consumption, low electromagnetic radiation, high signal / noise ratio, and high data transmission rate, low power differential signals are widely used in data transmission systems. The swing amplitude (or peak-to-trough amplitude) of the differential signal in current differential signal systems varies with the type of system, but is usually less than 600 millivolts.
請參考圖一,圖一為一習知差動訊號發送器1 0之簡單 電路圖。差動訊號發送器10包含一偏壓12、二電流源1 4及 1 6、一接地點3 2、二正相電晶體2 4及2 6、二反相電晶體2 0 及2 2、以及一電阻1 8 ( R 2 ),偏壓1 2控制電流源1 4及1 6之運 作。差動訊號發送器1 0另包含二輸入端,分別用來輸入一 正相資料及一相對於該正相資料之反相資料。 偏壓源1 2控制電流源1 4所輸入至反相電晶體2 0或2 2之 電流介於一預定範圍。當該正相資料係一高邏輯訊號Please refer to Fig. 1. Fig. 1 is a simple circuit diagram of a conventional differential signal transmitter 10. The differential signal transmitter 10 includes a bias voltage 12, two current sources 1 4 and 1 6, a ground point 3 2, two normal phase transistors 2 4 and 2 6, two reverse phase transistors 2 0 and 2 2, and A resistor 18 (R 2) and a bias voltage 12 control the operation of the current sources 14 and 16. The differential signal transmitter 10 further includes two input terminals, which are respectively used to input a normal phase data and an inverse data relative to the normal phase data. The bias source 12 controls the current input from the current source 14 to the inverting transistor 20 or 22 to be within a predetermined range. When the normal phase data is a high logic signal
第5頁 565995 五、發明說明(2) (1 〇 g i c h i g h )時(於此同時,該反相資料就係一低邏輯訊 號),電晶體2 4及2 2會導通,以使電流源1 4所流出的電、流 得以流向節點B,而從節點B所流出的電流會流向電阻1 8, 而從電阻1 8所流出的電流會先流向一節點A、再流經導通 之電晶體2 4及電流源1 6、最後流至接地點3 2。節點B及節 點A的電壓分別為VoutP及VoutN。當該正相資料係一低邏 輯訊號時(於此同時,該反相資料就係一高邏輯訊號),電 晶體2 0及2 6會導通,以使電流源1 4所流出的電流得以流向 節點A,而從節點A所流出之電流會流向電阻1 8,而從電阻 1 8所流出的電流會先流向郎點B、再流經導通的電晶體2 6 及電流源1 6、最後流至接地點3 2。當該正相資料係一高邏 輯訊號時,差動訊號發送器1 0之輸出訊號為VoutP減去 VoutN,其會等於流經電阻1 8之電流I乘以電阻1 8之電阻值 R2,亦即VoutP - VoutN = I*R2,並且此時的輸出訊號係 對應於該差動訊號之邏輯π Γ。而當該正相資料係一低邏 輯訊號時,差動訊號發送器1 0之輸出訊號為VoutP減去 VoutN,也就是等於- I*R2,其係對應於該差動訊號之邏輯 目前市面上最常使用到的差動訊號之類型有三種,其 中第一種類型為低電壓差動訊號(Low Voltage Differential Signaling, LVDS),其電壓位準的範圍係 介於24 7毫伏至45 4毫伏之間,而較典型之LVDS之電壓位準 為3 5 0毫伏。第二種類型之差動訊號為迷你低電壓差動訊Page 5 565995 V. Description of the invention (2) (10 gichigh) (At the same time, the inverted data is a low logic signal), the transistors 2 4 and 22 will be turned on to make the current source 1 4 The flowing electricity and current can flow to node B, and the current flowing from node B will flow to resistor 18, and the current flowing from resistor 18 will first flow to node A and then through the conducting transistor 2 4 And the current source 16 and finally flow to the ground point 3 2. The voltages at node B and node A are VoutP and VoutN, respectively. When the normal phase data is a low logic signal (at the same time, the reverse phase data is a high logic signal), the transistors 20 and 26 will be turned on, so that the current from the current source 14 can flow. Node A, and the current flowing from node A will flow to resistor 18, and the current flowing from resistor 18 will first flow to Lang point B, and then pass through the transistor 2 6 and current source 16, and finally flow To ground point 3 2. When the normal phase data is a high logic signal, the output signal of the differential signal transmitter 10 is VoutP minus VoutN, which will be equal to the current I flowing through the resistance 18 times the resistance value R2 of the resistance 18, also That is, VoutP-VoutN = I * R2, and the output signal at this time corresponds to the logic π Γ of the differential signal. When the normal phase data is a low logic signal, the output signal of the differential signal transmitter 10 is VoutP minus VoutN, which is equal to-I * R2, which corresponds to the logic of the differential signal currently on the market. There are three types of differential signals most commonly used. The first type is Low Voltage Differential Signaling (LVDS). Its voltage level ranges from 24 7 mV to 45 4 mV. The voltage level of the more typical LVDS is 350 millivolts. The second type of differential signal is a mini low voltage differential signal.
565995 五、發明說明(3) 號(Mini-LVDS),其電壓位準的範圍係介於30 0毫伏至600 毫伏之間,而較典型之Mini-LVDS的電壓位準為45 0毫伏。 最後一種類型的差動訊號則為縮小擺動幅度差動訊號 (Reduced Swing Differential Signaling, RSDSTM),其 電壓位準的範圍係介於1 〇 〇毫伏至4 0 0毫伏之間,而較典型 之RSDSTk電壓位準則為2 0 0毫伏。 差動机號發送器1 0之用途在於其能於一相同的系統 中,改變差動訊號之電壓位準振幅,以適應系統中不同裝 置的需求。而該系統究竟要配置何種差動訊號發送器1 0係 牽涉到相當多的設計考量,例如必需考量該系統申訊號所 需之頻兔、該系統中連接導線的長度、該系統中驅動電路 的轉移時間(transition time)、以及該系統中訊號的品 質等因素。上述這些考量皆會因系統特性之不同而有不同 程度的差異,所以不同系統之間的相容性非常小。如此一 來,系統的設計者在設計不同應用範圍的差動訊號發送器 1 0時’皆會面臨為了降低成本而犧牲效率、或為了提昇效 率而額外增加差動訊號發送器1 0的電壓振幅之兩難。 發明之目的及概述 因此’本發明之目的在於提供一種差動訊號發送器, 其能更有效地應用於不同差動電壓範圍之系統中,以解決 上述的問題。 ~565995 V. Invention Description (3) (Mini-LVDS), the voltage level of which ranges from 300 millivolts to 600 millivolts, while the voltage level of the more typical Mini-LVDS is 450 millivolts Volt. The last type of differential signal is Reduced Swing Differential Signaling (RSDSTM). Its voltage level ranges from 100 millivolts to 400 millivolts, which is more typical. The RSDSTk voltage bit criterion is 200 millivolts. The purpose of the differential signal transmitter 10 is to be able to change the voltage level amplitude of the differential signal in a same system to meet the needs of different devices in the system. And what kind of differential signal transmitter 10 should be configured in this system involves a lot of design considerations, such as the frequency rabbit required for the system's signal application, the length of the connecting wire in the system, and the drive circuit in the system The transition time, and the quality of the signal in the system. These considerations will vary to varying degrees due to different system characteristics, so compatibility between different systems is very small. In this way, when designing the differential signal transmitter 10 in different application areas, the system designer will face the sacrifice of efficiency in order to reduce costs, or increase the voltage amplitude of the differential signal transmitter 10 in order to improve efficiency. The dilemma. OBJECTS AND SUMMARY OF THE INVENTION Therefore, an object of the present invention is to provide a differential signal transmitter which can be more effectively applied to systems with different differential voltage ranges to solve the above problems. ~
第7頁 565995 五、發明說明(4) 本發明係提供一種差動訊號發送器,立包含一驅動電 路及一電流偏壓控制電路。該驅動電路係依據輸入之資料 產生一差動訊號,而該差動訊號之電壓位準係受控於該 流偏壓控制電路。該電流偏壓控制電路包含一輸入端,用 來接收一控制訊號’該電流偏壓控制電路可依據輸入 制訊號而獲得不同大小之輪出偏壓電流。 工 電路可 訊號的 輸出, 壓。舉 流偏壓 制訊號 電流為 是低電 為該驅 控制 控制 出端 之偏 該電 該控 出之 抑或 皆作 輸入 控 而從 例來 控制 係為 一第 壓位 動電 上述該差動訊號發送器中之電流偏壓 二個或多個電流源,並且依據一個^多 ,,將該一個或多個電流源的總和從豆 二輪出端所輸出的電流係作為該驅動。‘ =;,如果該控制訊號係為高電壓 電路所輪出之電流為一第一二=準,則Page 7 565995 V. Description of the invention (4) The present invention provides a differential signal transmitter which includes a driving circuit and a current bias control circuit. The driving circuit generates a differential signal according to the input data, and the voltage level of the differential signal is controlled by the current bias control circuit. The current bias control circuit includes an input terminal for receiving a control signal. The current bias control circuit can obtain wheel bias currents of different sizes according to the input system signal. The circuit can output the signal. The current of the bias-biasing signal is low power, which is the control output of the drive control. The power is controlled by the output or both are used as input control. For example, the control is a first voltage. The differential signal transmitter described above. The current biases two or more current sources, and according to one or more, the current output from the sum of the one or more current sources from the outlet of the second wheel is used as the drive. ‘= ;, if the control signal is a high-voltage circuit, the current is one first two = accurate, then
Ϊ】Ϊ位準,則該電流偏壓控制電路:J 預疋值。不管該控制訊號為高電 f ,從該電流偏壓控制電路所輸準 路的偏壓之用。 吓狗出的電流 t明之詳細說明 5月參考圖二,圖二為本發明之至^ 工路圖,動訊號發送器包含送器之簡單 -驅動電路50, 動電路5〇包含二控制電路52及 晃 源5 4及5 6、一接地Ϊ] Ϊ level, the current bias control circuit: J pre-threshold value. Regardless of whether the control signal is high voltage f, the bias voltage input from the current bias control circuit is used. The detailed description of the scared current t is detailed in May with reference to FIG. 2. FIG. 2 is a circuit diagram of the present invention. The moving signal transmitter includes a simple driving circuit 50, and the moving circuit 50 includes two control circuits 52. And shaking source 5 4 and 5 6, one ground
565995 五、發明說明(5) 點7 2、二正相電晶體6 4及6 6、二反相電晶體6 0及6 2、以及 一電阻58(R2)。驅動電路5 0另包含二輸入端,分別用來輸 入一^正相資料及一相對於該正相資料之反相資料。驅動裝 置5 0之運作原理及程序皆為習知技術,且相似於前述之習 知技術。 電流偏壓控制電路5 2所輸出之偏壓控制電流源5 4所輸 出至反相電晶體6 0或6 2之電流介於一預定範圍。當該正相 資料係一高邏輯訊號(1 〇g i c h i gh )時(於此同時,該反相 資料就係一低邏輯訊號),電晶體6 4及6 2會導通,以使電 流源5 4所流出的電流得以流向節點B,而從節點B所流出的 電流會流向電阻5 8,而從電阻5 8所流出的電流會先流向節 點A、再流經導通之電晶體6 4及電流源5 6、最後流至接地 點72。節點B及節點A的電壓分別為VoutP及VoutN。當該 正相資料係一低邏輯訊號時(於此同時,該反相資料就係 一高邏輯訊號),電晶體6 0及6 6會導通,以使電流源5 4所 流出的電流得以流向節點A,而從節點A所流出之電流會流 向電阻5 8,而從電阻5 8所流出的電流會先流向節點B、再 流經導通的電晶體6 6及電流源5 6、最後流至接地點7 2。當 該正相資料係一高邏輯訊號時,該差動訊號發送器之輸出 訊號為V 〇 u t P減去V 〇 u t N,其會等於流經電阻5 8之電流I乘 以電阻58之電阻值R2,亦即VoutP - VoutN = I*R2,並且 此時的輸出訊號係對應於該差動訊號之邏輯π 1π。而當該 正相資料係一低邏輯訊號時,差動訊號發送器1 0之輸出訊565995 V. Description of the invention (5) Point 7 2. Two normal phase transistors 6 4 and 6 6, two reverse phase transistors 6 0 and 6 2, and a resistor 58 (R2). The driving circuit 50 further includes two input terminals, which are respectively used for inputting a normal phase data and an inverted phase data relative to the normal phase data. The operating principle and procedures of the driving device 50 are all known technologies, and are similar to the aforementioned known technologies. The current output from the bias control current source 5 4 output from the current bias control circuit 5 2 to the inverter transistor 60 or 62 is within a predetermined range. When the normal phase data is a high logic signal (10 gichi gh) (at the same time, the reverse phase data is a low logic signal), the transistors 6 4 and 6 2 will be turned on to make the current source 5 4 The flowing current can flow to node B, and the current flowing from node B will flow to resistor 58, and the current flowing from resistor 58 will flow to node A first, and then pass through the transistor 64 and the current source. 5 6. Finally flow to the ground point 72. The voltages at node B and node A are VoutP and VoutN, respectively. When the normal phase data is a low logic signal (at the same time, the reverse phase data is a high logic signal), the transistors 60 and 66 will be turned on, so that the current flowing from the current source 54 can flow. Node A, and the current flowing from node A will flow to resistor 5 8 and the current flowing from resistor 5 8 will first flow to node B, and then pass through the transistor 6 6 and current source 5 6 and finally to Ground point 7 2. When the normal phase data is a high logic signal, the output signal of the differential signal transmitter is V 〇ut P minus V 〇ut N, which is equal to the current I flowing through the resistor 5 8 times the resistance of the resistance 58 The value R2, that is, VoutP-VoutN = I * R2, and the output signal at this time corresponds to the logic π 1π of the differential signal. When the normal phase data is a low logic signal, the output signal of the differential signal transmitter 10
565995 五、發明說明(6) 说為VoutP減去VoutN,也就是等於〜丨*”,其係對應於該 差動訊號之邏輯” 〇 ”。 清參考圖三’圖三為本發明差動訊號發送器中一電流 偏壓控制電路80之簡單電路圖。彳艮顯然地,電流偏壓控制 電路80的種類相當多,而圖三中所示之電流偏壓控制電路 8 0僅為眾多電流偏壓控制電路中的一種。本發明之設計理 念可應用於任何使用一個或多個控制訊號以相應地控制一 個或多個電流源之方法,其中該電流源係作為差號發 送器之偏壓。 電流偏壓控制電路8 0包含二正相電晶體9 2及9 4、五反 相電晶體82、84、86、88、及90、三電流源h、ι2、及 13、一接地點96、以及一電偏壓(eiectrical bias)PBI AS。在本例中,接地點96係作為驅動電路50之偏 壓。電流偏壓控制電路8 0另包含四輸入端a、B、C、及D, 分別用來接收控制訊號以控制輸出至接地點9 6之電流。很 明顯的’單一控制訊號或已足夠用來控制輸出至接地點9 6 之電流’本發明並不受限於控制訊號的數量。在本例中, 使用四個控制訊號是為了方便說明本發明係非常適用於不 同需求的差動訊號系統。 電流偏壓控制電路8 〇係依據輸入訊號之控制而運作。 舉例來說,若電流偏壓控制電路8 〇所接收到的控制訊號565995 V. Description of the invention (6) It is said that VoutP minus VoutN, which is equal to ~ 丨 * ", which corresponds to the logic of the differential signal" 〇 ". Refer to Figure 3 'Figure 3 is the differential signal of the invention A simple circuit diagram of a current bias control circuit 80 in a transmitter. Obviously, there are quite a few types of current bias control circuits 80, and the current bias control circuit 80 shown in FIG. 3 is only a large number of current biases. A type of control circuit. The design concept of the present invention can be applied to any method using one or more control signals to control one or more current sources accordingly, wherein the current source is used as a bias voltage for the difference transmitter. The bias control circuit 80 includes two normal-phase transistors 9 2 and 9 4, five-phase inverters 82, 84, 86, 88, and 90, three current sources h, ι2, and 13, a ground point 96, and An electrical bias PBI AS. In this example, the ground point 96 is used as the bias of the driving circuit 50. The current bias control circuit 80 also includes four input terminals a, B, C, and D, respectively Used to receive control signals to control the output to the ground point 9 6 Current. Obviously, 'a single control signal is sufficient to control the current output to the ground point 9 6'. The present invention is not limited to the number of control signals. In this example, four control signals are used for convenience of explanation. The present invention is very suitable for differential signal systems with different requirements. The current bias control circuit 80 operates according to the control of the input signal. For example, if the current bias control circuit 80 receives the control signal
565995 五、發明說明(7) A、 B、C、及D依序為〇、卜卜及〇,與此相應地,電晶體 8 8及9 2會導通,而電晶體9 0及9 4則不會導通。如此一來, 流至接地點9 6的電流會等於11 + I 2。再舉另一例,若電 流偏壓控制電路8 0所接收到的控制訊號a、b、C、及D依序 為1、〇、〇、及1,與此相應地,電晶體88及92不會導通, 而電晶體90及94則會導通。如此一來,流至接地點96的電 流會等於Π + I 3。很明顯的,流至接地點9 6之電流會隨 著控制訊號的不同組合而有所改變。 透過適當地選取電流源11、I 2、I 3的組合,例如一個 或多個電流總和就可作為驅動電路5 0的偏壓,就可使驅動 電路5 0於一預定電壓位準範圍内產生差動訊號。而該預定 電壓位準範圍可藉由更改控制訊號A、B、C、D的組合而作 不同程度的修改。舉例來說,電流源I 1及I 2之總和(如第 一例所示)可產生LVDS差動訊號,其電壓位準之範圍係介 於247-454毫伏之間。而在第二個例子中,控制訊號A、 B、 C、D分別被設定成(1、〇、〇、1),如此一來,流經接 地點9 6之電流就等於電流源11及I 3之總和’因此驅動電路 50就產生Mini-LVDS差動訊號,其電壓位準之範圍係介於 2 3 0 - 6 0 0毫伏之間。當然其它種組合的控制訊號也可用來 產生電壓位準範圍介於100 — 4〇〇毫伏之間的RSDSTM差動祝 號。 相較於習知之技術,本發明驅動電路5 0之優點在於’565995 V. Description of the invention (7) A, B, C, and D are sequentially 0, bu, and 0. Correspondingly, transistors 8 8 and 9 2 will be turned on, and transistors 90 and 9 4 are Will not conduct. In this way, the current flowing to the ground point 96 will be equal to 11 + I 2. For another example, if the control signals a, b, C, and D received by the current bias control circuit 80 are 1, 0, 0, and 1, in order, correspondingly, the transistors 88 and 92 are not Will turn on, and transistors 90 and 94 will turn on. As a result, the current flowing to the ground point 96 will be equal to Π + I 3. Obviously, the current flowing to the ground point 96 will change with different combinations of control signals. By appropriately selecting the combination of the current sources 11, I2, and I3, for example, the sum of one or more currents can be used as the bias voltage of the driving circuit 50, so that the driving circuit 50 can be generated within a predetermined voltage level range. Differential signal. The predetermined voltage level range can be modified to different degrees by changing the combination of the control signals A, B, C, and D. For example, the sum of the current sources I 1 and I 2 (as shown in the first example) can generate an LVDS differential signal with a voltage level range between 247-454 millivolts. In the second example, the control signals A, B, C, and D are set to (1, 0, 0, 1) respectively. In this way, the current flowing through the ground point 96 is equal to the current sources 11 and I The sum of 3 ', therefore, the driving circuit 50 generates a Mini-LVDS differential signal, and its voltage level ranges from 230 to 600 millivolts. Of course, other combinations of control signals can also be used to generate RSDSTM differential signals with voltage levels ranging from 100 to 400 millivolts. Compared with the conventional technology, the advantage of the driving circuit 50 of the present invention is that ’
565995 五、發明說明(8) 藉由單一差動訊號發送器中之電流偏壓控制電路及不同組 合的控制訊號就可產生驅動電路所需之不同位準的偏摩。 這種僅利用單一差動訊號發送器就能產生諸如LVDS、 Mini-LVDS、及RSDST噚類的差動訊號之技術,也可輕易地 產生其它不同電壓位準範圍之差動訊號。 不僅如此,較之於先前技術需要一個以上的差動訊號 發送器才能產生不同電壓位準範圍之差動訊號,本發明驅 動電路5 0更具有低功率消耗、低電磁輻射、高訊號/雜訊 比(signal-to-noise ratio, SNR)、以及高資料傳輸速率 等特性,並且本發明亦解決了先前技術所無法解決的相容 問題。 以上所述僅為本發明之較佳實施例,凡依本發明申請 專利範圍所做之均等變化與修飾,皆應屬本發明專利之涵 蓋範圍。565995 V. Description of the invention (8) By using a current bias control circuit and different combinations of control signals in a single differential signal transmitter, biases of different levels required by the driving circuit can be generated. This technology using only a single differential signal transmitter can generate differential signals such as LVDS, Mini-LVDS, and RSDST (R). It can also easily generate other differential signals with different voltage levels. Moreover, compared with the prior art, which requires more than one differential signal transmitter to generate differential signals with different voltage level ranges, the driving circuit 50 of the present invention has low power consumption, low electromagnetic radiation, and high signal / noise. Characteristics such as signal-to-noise ratio (SNR) and high data transmission rate, and the invention also solves the compatibility problem that cannot be solved by the prior art. The above description is only a preferred embodiment of the present invention, and all equivalent changes and modifications made in accordance with the scope of the patent application for the present invention shall fall within the scope of the invention patent.
第12頁 565995 圖式簡單說明 圖示簡單說明 圖一為習知差動訊號發送器之簡單電路圖。 圖二為本發明差動訊號發送器之簡單電路圖。 圖三為圖二本發明差動訊號發送器中的電流偏壓控制 電路之簡單電路圖。 圖式之符號說明 10 差動 訊號 發送 器 12 偏 壓 14、 16 電流 源 18> 58 電 阻 20> 11、 60^ 62' 82> 84、 86^ 88^ 90 反 相 電 晶 體 24> 26〜 6 6' 92^ 94 正 相 電 晶 體 50 驅動 電路 52> 80 電流 偏壓 控制 電路 54^ 56 電 流 源 32> Ί2、 96 接地 點Page 12 565995 Simple illustration of the diagram Simple illustration of the diagram Figure 1 is a simple circuit diagram of a conventional differential signal transmitter. FIG. 2 is a simple circuit diagram of a differential signal transmitter according to the present invention. Fig. 3 is a simple circuit diagram of a current bias control circuit in the differential signal transmitter of the present invention shown in Fig. 2. Explanation of symbols of the drawing 10 Differential signal transmitter 12 Bias 14, 16 Current source 18> 58 Resistor 20> 11, 60 ^ 62 '82> 84, 86 ^ 88 ^ 90 Inverter transistor 24> 26 ~ 6 6 '92 ^ 94 Normal Phase Transistor 50 Drive Circuit 52 > 80 Current Bias Control Circuit 54 ^ 56 Current Source 32 > Ί2, 96 Ground Point
第13頁Page 13
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91122237A TW565995B (en) | 2002-09-26 | 2002-09-26 | Transmitter for outputting differential signals of different voltage levels |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91122237A TW565995B (en) | 2002-09-26 | 2002-09-26 | Transmitter for outputting differential signals of different voltage levels |
Publications (1)
Publication Number | Publication Date |
---|---|
TW565995B true TW565995B (en) | 2003-12-11 |
Family
ID=32502647
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW91122237A TW565995B (en) | 2002-09-26 | 2002-09-26 | Transmitter for outputting differential signals of different voltage levels |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW565995B (en) |
-
2002
- 2002-09-26 TW TW91122237A patent/TW565995B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4578316B2 (en) | Transmitter | |
US9899994B2 (en) | Phase interpolators and push-pull buffers | |
US7701262B2 (en) | Transmission line drivers and serial interface data transmission devices including the same | |
US8415986B2 (en) | Voltage-mode driver with pre-emphasis | |
KR100555571B1 (en) | Transmitter of semiconductor device | |
US7038502B2 (en) | LVDS driver circuit and driver circuit | |
US20060227124A1 (en) | Flat panel display including transceiver circuit for digital interface | |
US8952725B2 (en) | Low voltage differential signal driving circuit and electronic device compatible with wired transmission | |
US7583752B2 (en) | Transmitter for outputting differential signals of different voltage levels | |
TW200922126A (en) | Low voltage differential signaling transmitter and transmitting method | |
TW200831931A (en) | Signal detecting circuit | |
US6972597B2 (en) | Simultaneous bidirectional input/output circuit and method | |
US20180083628A1 (en) | Signal processing devices and methods | |
JP2011142382A (en) | Output circuit and semiconductor device including pre-emphasis function | |
TWI511454B (en) | Low voltage differential signal driving circuit and electronic device compatible with wired transmission | |
US8575961B2 (en) | Multi-valued driver circuit | |
KR20090001356A (en) | The method and apparatus for improving the voltage margin of pam | |
CN111726105A (en) | Signal conditioning apparatus | |
TW200525885A (en) | Current transfer logic | |
JP4033275B2 (en) | Semiconductor integrated circuit device | |
TW565995B (en) | Transmitter for outputting differential signals of different voltage levels | |
JP2008250725A (en) | Interface circuit | |
KR20020064666A (en) | Driver circuit and data communication device | |
WO2020084872A1 (en) | Semiconductor circuit and semiconductor system | |
JP5148158B2 (en) | Signal match detection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |