TW538248B - Method and device to dynamically increase the DC measurement precision, and readable medium of processor to store program - Google Patents
Method and device to dynamically increase the DC measurement precision, and readable medium of processor to store program Download PDFInfo
- Publication number
- TW538248B TW538248B TW90131928A TW90131928A TW538248B TW 538248 B TW538248 B TW 538248B TW 90131928 A TW90131928 A TW 90131928A TW 90131928 A TW90131928 A TW 90131928A TW 538248 B TW538248 B TW 538248B
- Authority
- TW
- Taiwan
- Prior art keywords
- data
- mentioned
- frequency
- amplitude value
- integration period
- Prior art date
Links
Landscapes
- Complex Calculations (AREA)
Abstract
Description
538248 案號 90131928 贬4· 修正 年月曰i士 年 月 修正 五、發明說明(1) 本發明係有關於一種動態提高精密直流精確度量測之 方法和裝置,特別是一種方法和裝置,能夠自動地對載有 未知頻率的直流量測信號進行自動頻率分析,進而動態的 調整積分方式,從量測的結果值中將直流成份分離出來, 提高直流量測的精破度。 目前精密直流量測技術在工業上的運用非常廣泛,如 電子元件特性曲線追縱儀及積體電路工業中的精密元件直 流特性分析儀、電壓表、電流表等等,過去有許多種不同 的直流量測方法被提出,各種方法均有其特定的著眼點及 特性,以下為幾種常用的設計。 第1圖表示習知的利用傳統低通濾波電路結構作為直 流量測之裝置的方塊圖。如圖所示,利用低通濾、波器電路 1 0針對直流量測訊號1 4進行濾波的功能,再經類比數位轉 換電路1 2執行轉換之工作,得到量測結果1 6。該濾波器電 路對低頻濾波的效果不佳,會造成量測速度變慢,而且高 階濾波器電路的設計分析困難,加上電子元件易受環境變 化等因素干擾進成穩定度不佳等問題,都是此結構的缺 點。 第2圖表示習知的利用數位式低通濾波電路結構作為 直流量測之裝置的方塊圖。如圖所示,數位式低通濾波電 路2 0為利用數位運算處理器實現低通濾波器電路的設計, 直流量測訊號2 4先經由類比數位轉換電路2 2執行轉換之工 作,再經由數位式低通濾波電路2 0處理得到量測結果2 6。 具有較佳的穩定性,是此結構的最大優點,但是對於滿足538248 Case No. 90131928 Depreciation 4 · Revised Date Month Date Revised 5. Description of the Invention (1) The present invention relates to a method and device for dynamically improving precise direct current accurate measurement, especially a method and device that can Automatically perform automatic frequency analysis on the DC measurement signal carrying the unknown frequency, and then dynamically adjust the integration method to separate the DC component from the measured result value to improve the precision of the DC measurement. At present, precision DC measurement technology is widely used in industry, such as electronic component characteristic curve tracer and precision component DC characteristic analyzer, voltmeter, ammeter, etc. in integrated circuit industry. In the past, there were many different DC Measurement methods have been proposed. Each method has its specific focus and characteristics. The following are several commonly used designs. Fig. 1 is a block diagram showing a conventional device using a conventional low-pass filter circuit structure as a direct flow measurement device. As shown in the figure, the low-pass filter and waver circuit 10 are used to filter the DC measurement signal 14 and then the analog digital conversion circuit 12 is used to perform the conversion to obtain the measurement result 16. The filter circuit has a poor effect on low-frequency filtering, which will cause a slow measurement speed, and the design and analysis of a high-order filter circuit is difficult. In addition, the electronic components are easily affected by factors such as environmental changes and cause poor stability. Both are disadvantages of this structure. Fig. 2 is a block diagram showing a conventional digital low-pass filter circuit structure as a DC measurement device. As shown in the figure, the digital low-pass filter circuit 20 is the design of a low-pass filter circuit using a digital operation processor. The DC measurement signal 24 is first converted by the analog digital conversion circuit 22, and then the digital The low-pass filter circuit 20 processes the measurement result 26. It has better stability, which is the biggest advantage of this structure.
第5頁 538248 案號 90131928 修正 轮4。 年月曰、、、 年 月 ! 修正 五、發明說明(2) 低通濾波的要求,或對高階的結構設計與演算法會產生直 流信號中原本不存在的高頻雜訊,且高階的運算會固定延 遲每一次量測的速度等都是此結構的缺點。 第3圖表示習知的利用類比積分器電路結構作為直流 量測之裝置的方塊圖。當固定的積分週期Τ一到,即利用 類比積分器電路3 0完成固定的積分週期Τ的積分平均’以 濾除直流量測訊號3 4中具特定雜訊頻率f之成份,在經類 比數位轉換電路3 2得到量測結果3 6。此結構的缺點為,固 定的積分週期T只能濾除含特定雜訊頻率f之成份,對於其 它足以降低直流量測精確值但其頻率非為特定頻率f的雜 訊,無法加以濾除。 習知之精密直流量測方去,如上所述,其仍有不少缺 點,有鑑於此,極需提出一種抗雜訊、量測速度快、電路 結構簡單且直流量測精確度高之裝置。 本發明的目的即在提供一種動態提高精密直流精確度 量測之方法和裝置,能符合高穩定度、量測速度快、電路 結構簡單且高直流量測精確度等需求。本發明能夠自動地 對載有未知頻率的直流量測信號進行自動頻率分析,進而 動態的調整積分方式’從量測的結果值中將直流成份分離 出來,提高直流量測的精確度,並且其利用數位式直流量 測,大幅降低因環境變化與電子元件穩定性所造成的雜訊 影響,更採用動態的調整積分方式進行濾除運算,提高量 測精確度與量測速度。 為達成上述目的,本發明提供一種動態提高直流精確Page 5 538248 Case No. 90131928 Amendment Round 4. Year, month, year, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month, month and month to month! The fixed delay of each measurement speed is a disadvantage of this structure. Fig. 3 is a block diagram showing a conventional device using an analog integrator circuit structure as a DC measurement device. When the fixed integration period T is reached, the analog integral integrator circuit 30 is used to complete the integration average of the fixed integration period T to filter out the DC measurement signal 3 4 with a specific noise frequency f. The conversion circuit 3 2 obtains a measurement result 3 6. The disadvantage of this structure is that the fixed integration period T can only filter out components containing a specific noise frequency f. Other noise that is sufficient to reduce the DC measurement accuracy but whose frequency is not a specific frequency f cannot be filtered. As far as the conventional precision DC measurement is concerned, as mentioned above, there are still many shortcomings. In view of this, it is extremely necessary to propose a device that is anti-noise, fast in measurement speed, simple in circuit structure, and high in accuracy of DC measurement. The purpose of the present invention is to provide a method and a device for dynamically improving precision DC accuracy measurement, which can meet the requirements of high stability, fast measurement speed, simple circuit structure, and high DC measurement accuracy. The invention can automatically perform an automatic frequency analysis on a DC measurement signal carrying an unknown frequency, and then dynamically adjust the integration mode 'separate the DC component from the measured result value, thereby improving the accuracy of the DC measurement, and its Digital DC measurement is used to greatly reduce the influence of noise caused by environmental changes and the stability of electronic components, and dynamic adjustment and integration methods are used for filtering operations to improve measurement accuracy and measurement speed. To achieve the above object, the present invention provides a method for dynamically improving DC accuracy.
第6頁 538248 案號 90131928 ^4: 年月 年 '^修正遍充 修正 五、發明說明 度量測方 首先,設 間週期。 空間。根 之擷取並 資料之擷 次擷取, 以得到複 振幅數值 (3) 法,用於執行 定一積分週期 接著,根據上 據上述積分週 將該貧料儲存 取是否為第一 則對上 數組頻 得到複 括一直流振幅值 直流振 化振幅 值除以此 上述標準 幅值所對 頻率組的 該最大公 述資料之 料的總和 結果。最 所有的步 本發 應的頻 一最大 因數頻 擷取判 除以上 後,當 驟。 明另外 述儲存 率和振 數個標 ,用以 幅值得 值,找 率形成 公因數 率之倒 斷已非 述更新 固定檢 於一處 和一量 述積分 期控制 於上述 次擷取 之資料 幅數值 準化振 在上述 到上述 出超過 一頻率 頻率。 數並重 為第一 後積分 測時間 理器中,其包括 測精確度 下列步驟。 固定檢測時 週期設定 一硬體介 記憶體内 ,若上述 進行一傅 對並經一 幅值,其 標準化運 標準化振 上述量測 組,再經 最後,更 新執行上 次操取, 週期以得 週期到達 以及 一記憶體之一記憶 面進行 。接著 資料之 立葉信 標準化 中上述 算中將 幅值。 精確度 過運算 新上述 述所有 則將上 到一精 時,重 複數筆 ,判斷 操取為 號頻譜 運算從 振幅數 上述振 接著, 的標準 ,找出 積分週 步驟。 述儲存 密直流 新執行 資料 上述 第一 分析 上述 值包 幅數 分析 化振 上述 期為 當上 之資 量測 上述 一種處理器可讀取媒體,用以儲存 下列指令:接收一積分週期和一量 測精確度以及一固定檢測時間週期設定;根據上述積分週 之一記憶空間;根據上述積分週期控制一 數筆資料之擷取並將該資料儲存於上述記 提供了 程式,上述程式包括 期設定 記憶體 硬體介面進行複Page Docket No. 6,538,248 90,131,928 ^ 4: date of '^ amended charge correction five times, measuring metrics invention is described first side, is provided between cycles. space. Extraction of the root and acquisition of the data to obtain the complex amplitude value (3) method, used to perform a fixed integration period. Then, according to the above integration period, the lean material is stored as the first pair. The array frequency is obtained by summing the data of the largest publicly available data including the direct current vibration amplitude and the DC vibration amplitude value divided by the standard amplitude value. The most frequent steps are the frequency of the response, the maximum factor frequency, and the above steps. It is clearly stated that the storage rate and the number of vibrations are used to calculate the value of the value. The inversion of the common factor rate has been changed. The update has been fixed at one place and the integration period has been controlled at the above-mentioned time. The numerically normalized vibration is more than a frequency from the above to the above. The number is equal to the first post-integration measurement in the time processor, which includes the following steps to measure accuracy. In the fixed detection period, a hardware-based memory is set in the cycle. If the above is performed a pair of pairs and passes through an amplitude, the measurement group is normalized and normalized, and then the last operation is updated and executed at the end. The cycle is to obtain the cycle. Arrival and proceed to one of the memory side of a memory. Then the data is normalized in the above-mentioned calculations, and the amplitude will be used. Accuracy After the calculation of all the above, the above will be repeated to a precise, repeat the number of judgments, judge to operate as the number of the spectrum operation from the amplitude of the above-mentioned vibration, and then, the standard to find the integration cycle step. The above-mentioned first analysis of the storage DC-DC is performed. The first analysis, the above-mentioned value, the number of packets, the analysis of the above-mentioned period, the above-mentioned period of measurement, and the above-mentioned processor-readable medium are used to store the following instructions: receiving an integration period and an amount Measurement accuracy and a fixed detection time period setting; according to the above-mentioned integration period, a memory space; according to the above integration period, control the acquisition of a few pieces of data and store the data in the above record, and provide a program, the above program includes the period setting memory Hardware interface
第7頁 538248 案號 90131928 轮4·修正 年月曰5 年 月補Page 7 538248 Case No. 90131928 Round 4 · Amendment
修正 五、發明說明 憶體内; 資料之擷 立葉信號 標準化運 析上述標 振幅值所 頻率組的 最大公因 述振幅數 將上述振 值。另外 存之資料 結果。最 所有的步 配合 本發明提 (4) 判斷上述資料 之摘取 取為第一次擷取,則 到複數 數值得 頻譜分 算從上 準化振 對應的 --最大 析以得 述振幅 幅值, 頻率形成一頻 公因數 找出超 數頻率之倒數 值包括一直流 幅數值 ,當上 的總和 後,當 驟。 除以此 述資料 除以上 固定檢 本發明 出一種 高速類比數位 信號的數 控制信號 述高速類 位轉換工 數位資料 非直流成 料分析, 位轉換 和一資 比數位 作,上 ,該數 份訊號 找出上 之動態 動態提 轉換電 工作; 料記憶 轉換電 述資料 位貢料 ,上述 述雜訊 頻率; 並重新 振幅值 直流振 之擷取 述積分 測時間 提高精 高直流 路,用 以及一 體。其 路執行 記憶體 中具複 數位運 頻率, 是否為第 對上述儲 組頻率和 到複數個 過上述量 率組;經 以及更新 執行上述 ,用以在 幅值得到 次擷取;當上述 存之資 振幅數 標準化 測精確 過運算 上述積 所有指 上述標 上述標 非第一次擷取, 週期以得到一精 週期到達時,重 料進行一傅 值對並經一 振幅值,分 度的標準化 ,找出上述 分週期為該 令。其中上 準化運算中 準化振幅 則將上述儲 密直流量測 新執行上述 密直流精 精確度量 以執行複 數位運算 中上述控 上述類比 用以儲存 數個雜訊 算處理器 並加以運 確度量測 測裝置, 數個類比 處理器, 制信號用 直流量測 轉換過後 頻率組成 用以進行 算,消除 之方法, 其包括: 直流量測 其具有一 以控制上 信號的數 的複數筆 之複數個 該數位資 上述非直Amendment V. Description of the invention Recalling the data in the body; Extraction of data; Trial signal Standardization analysis of the maximum common factor of the frequency group of the above-mentioned standard amplitude value The amplitude number will be the above-mentioned vibration value. Other saved information Results. The most all steps cooperate with the present invention (4) to judge that the above-mentioned data is extracted for the first time, and then the spectrum value of the complex value is obtained from the standardization of the corresponding vibration-the maximum analysis to obtain the amplitude amplitude The frequency forms a frequency common factor to find the reciprocal value of the super frequency, including the value of the direct current amplitude. In addition to the above-mentioned data, in addition to the above fixed detection, the present invention produces a high-speed analog digital signal, a digital control signal, and a high-speed analog-to-digital converter. Find out the dynamic and dynamic conversion of the electrical work; material memory conversion of electrical data and data, the above-mentioned noise frequency; and re-amplify the value of the DC vibration to capture the integral measurement time to improve the precision of the DC circuit, use and integration. There are multiple bit transport frequencies in the execution memory, is it the first pair of the above-mentioned storage group frequency and a plurality of the above-mentioned rate group; and the above is performed by updating and updating, so as to obtain the second acquisition at the amplitude; when the above is stored The normalized measurement of the amplitude number accurately calculates the above-mentioned product, the above-mentioned index, and the above-mentioned standard, but when the period is reached to obtain a precise period, the heavy material is subjected to a pairwise value pair and subjected to an amplitude value and the standardization of division. Find the above sub-period as the order. Among them, the normalized amplitude in the upper normalization operation newly performs the above-mentioned dense DC precision measurement to perform the precise measurement of the dense DC current to perform the complex digital operation. The above-mentioned analogy is used to store several noise calculation processors and perform accurate measurement A measuring device, a plurality of analog processors, and a method for calculating and eliminating a frequency composition after converting signals using DC measurement. The method includes: DC measurement has a plurality of plural pens for controlling the number of signals on the signal. The digital information
第8頁 538248 案號 90131928Page 8 538248 Case number 90131928
姐4· -1修正 年月日、士 士 年 月4 A 修正 五、發明說明(5) 流成份訊號。另外,該數位運算處理器中尚包括一傅立葉 頻率分析裝置,用以對上述數位資料進行頻率分析,找出 上述雜訊頻率及一動態積分裝置,用以對上述雜訊頻率組 成之非直流成份訊號進行動態積分運算,消除上述非直流 成份訊號。 為了讓本發明之上述和其他目的、特徵、和優點能更 明顯易懂,下文特舉一較佳實施例,並配合所附圖示,作 詳細說明如下: 圖式簡單說明: 第1圖表示習知的利用傳統低通濾波電路結構作為直 流量測之裝置的方塊圖。 第2圖表示習知的利用數位式低通濾波電路結構作為 直流量測之裝置的方塊圖。。 第3圖表示習知的利用類比積分器電路結構作為直流 量測之裝置的方塊圖。。 第4圖表示本發明實施例中動態提高直流精確度量測 方法之流程圖。 第5圖表示本發明實施例中根據積分週期控制高速類 比數位轉換電路介面進行資料之擷取並將資料儲存於記憶 體上之流程圖。 第6圖表示本發明實施例中動態提高直流精確度量測 裝置之架構示意圖。 符號說明: I〜直流量測訊號;Sister 4 · -1 amendment year, month and month 4 A amendment V. Invention description (5) Stream component signal. In addition, the digital operation processor also includes a Fourier frequency analysis device for performing frequency analysis on the digital data to find the noise frequency and a dynamic integration device for non-DC components of the noise frequency composition. The signals are dynamically integrated to eliminate the non-DC component signals mentioned above. In order to make the above and other objects, features, and advantages of the present invention more comprehensible, a preferred embodiment is given below in conjunction with the accompanying drawings to make a detailed description as follows: Brief description of the drawings: Figure 1 shows A block diagram of a conventional device using a conventional low-pass filter circuit structure as a DC measurement device. Fig. 2 is a block diagram showing a conventional digital low-pass filter circuit structure as a DC measurement device. . Fig. 3 is a block diagram showing a conventional device using an analog integrator circuit structure as a DC measurement device. . Fig. 4 shows a flowchart of a method for dynamically improving the accuracy of DC measurement in an embodiment of the present invention. Fig. 5 shows a flowchart of controlling the interface of the high-speed analog-to-digital conversion circuit to perform data acquisition and store the data in the memory according to the integration period in the embodiment of the present invention. FIG. 6 is a schematic diagram showing the architecture of a dynamic accurate DC measurement and measurement device according to an embodiment of the present invention. Explanation of symbols: I ~ DC measurement signal;
第9頁 538248 案號 90131928 年月 年Page 9 538248 Case No. 90131928 Year
修正 五、發明說明(6) 〇〜量測結果; 1 0〜低通濾波電路; 1 2、2 2、3 2〜類比數位轉換電路; 2 0〜數位式低通滤波器; 3 0〜類比積分電路; T〜固定的積分週期; f〜特定雜訊頻率;Amendment V. Description of the invention (6) 〇 ~ Measurement results; 1 0 ~ low-pass filter circuit; 1 2, 2 2, 3 2 ~ analog digital conversion circuit; 20 ~ digital low-pass filter; 3 0 ~ analog Integrating circuit; T ~ fixed integration period; f ~ specific noise frequency;
Tr〜固定檢測時間週期; t〜計時器; T i〜積分週期; Μ〜量測精確度; 4 0〜高速類比數位轉換電路; 4 2〜數位運算處理器;Tr ~ fixed detection time period; t ~ timer; Ti ~ integration period; M ~ measurement accuracy; 40 ~ high-speed analog digital conversion circuit; 4 ~ digital operation processor;
Sc〜控制信號; 4 4〜資料記憶體; 4 6〜傅立葉頻率分析裝置; 4 8〜動態積分裝置; 5 1〜S p〜非直流成份訊號; A 1〜A η〜直流量測信號; D1〜Dn〜數位資料; f i 1〜f i p〜雜訊頻率; f〇l〜fop、f 1〜fn〜頻率組;Sc ~ control signal; 4 4 ~ data memory; 4 6 ~ Fourier frequency analysis device; 4 8 ~ dynamic integration device; 5 1 ~ S p ~ non-DC component signal; A 1 ~ A η ~ DC measurement signal; D1 ~ Dn ~ digital data; fi 1 ~ fip ~ noise frequency; f〇l ~ fop, f 1 ~ fn ~ frequency group;
Ml〜Μη〜標準化振幅值; A 1〜An〜振幅;M1 ~ Mη ~ normalized amplitude value; A 1 ~ An ~ amplitude;
第10頁 538248 案號 90131928Page 10 538248 Case number 90131928
修正 五、發明說明(7) A d〜直流振幅值, fg〜最大公因數頻率。 實施例 本發明之動態提高直流精確度量測方法,用於執行於 處理器中,在以下說明中,主要以將本發明用於數位運算 處理器中為例進行說明,但是對於熟知此技藝者而言,同 樣可以適用於其它類型之處理器中。另外,下列所述之執 行步驟可以透過執行於該運算處理器中的程式加以完成。 第4圖表示本發明實施例中動態提高直流精確度量測 方法之流程圖。如圖所示,首先,使用者可以設定積分週 期T i、量測精確度Μ以及固定檢測時間週期T r (步驟S 1 )。 接著,程式利用使用者所指定的積分週期T i設定記憶體之 記憶空間(步驟S2)。 接者,程式會根據該積分週期控制高速類比數位轉換 電路介面進行複數筆資料之擷取並將該資料儲存於上述記 憶體内(步驟S 3 )。程式將產生標準單位時間,該標準單位 時間用以間隔的控制與擷取從上述高速類比數位轉換電路 介面來的信號,並在該標準單位時間内傳送單筆資料至上 述記憶體内儲存,動作一直持續進行直到複數個標準單位 時間的和為上述積分週期為止。 接著,程式會判斷步驟S 3中資料之擷取是否為第一次 擷取(步驟S 4 ),若上述資料之擷取為第一次擷取,則程式 將對步驟S 3中儲存之資料進行傅立葉信號頻譜分析以得到 複數組頻率和振幅數值對(f 1,A 1 )、( f 1,A 2 )、…、Modification 5. Description of the invention (7) A d ~ DC amplitude value, fg ~ Maximum common factor frequency. Examples The method for dynamically improving the DC precision measurement of the present invention is implemented in a processor. In the following description, the present invention is mainly used in a digital operation processor as an example, but for those skilled in the art, In terms of this, it can also be applied to other types of processors. In addition, the execution steps described below can be completed by a program executed in the arithmetic processor. Fig. 4 shows a flowchart of a method for dynamically improving the accuracy of DC measurement in an embodiment of the present invention. As shown in the figure, first, the user can set the integration period T i, the measurement accuracy M, and the fixed detection time period T r (step S 1). Then, the program uses the integration period T i designated by the user to set the memory space of the memory (step S2). Then, the program will control the high-speed analog-to-digital conversion circuit interface to retrieve a plurality of data according to the integration period and store the data in the above-mentioned memory (step S3). The program will generate standard unit time. The standard unit time is used to control and retrieve signals from the interface of the high-speed analog digital conversion circuit at intervals, and send a single piece of data to the above-mentioned memory for storage within the standard unit time. Continue until the sum of the plurality of standard unit times is the above integration period. Next, the program will determine whether the data acquisition in step S 3 is the first acquisition (step S 4). If the above data acquisition is the first acquisition, the program will perform the data storage in step S 3 Perform Fourier signal spectrum analysis to obtain complex array frequency and amplitude value pairs (f 1, A 1), (f 1, A 2), ...,
第11頁 538248 案號 90131928 92. 4. 年月 _年 修正 充 修正 五、發明說明(8) (f η,A η )[ f 1〜f η為頻率,A 1〜A η為振幅,η為正整數],並經 標準化運算從上述振幅數值得到複數個標準化振幅值Μ 1 〜Μ η [ η為正整數](步驟S 5 ),在上述振幅數值中包括直流振 幅值Ad,上述標準化運算中即將上述複數個振幅數值A 1 〜A η除以此直流振幅值Ad得到複數個標準化振幅值Μ卜Μη, 即 Al/Ad二Ml、A2/Ad = M2··· ' An/Ad = Mno 接著,程式會分析標準化振幅值Μ卜Μη,找出超過量 測精確度Μ的標準化振幅值所對應的頻率形成一頻率組 (f〇l〜fop)[0<p<n,ρ為正整數](步驟S6),再經過運 算,找出頻率組(f 〇 1〜f ο P )的最大公因數頻率f g (步驟 S 7 )。最後,更新上述積分週期為該最大公因數頻率f g之 倒數並重新執行上述步驟S1〜S4(步驟S8)。 另外,根據步驟S4的判斷,當上述資料之擷取非第一 次擷取時,則將上述儲存之資料的總和除以上述積分週期 以得到精密直流量測結果(步驟S 9)。 在將上述儲存之資料的總和除以上述積分週期以得到 精密直流量測結果(步驟S 9 )之後,計時器t開始計時,當 計時器t超過上述固定檢測時間週期Tr.(即t>Tr)時,程式 會則重新執行上述所有步驟(步驟S 1 0)。 第5圖表示本發明實施例中根據積分週期控制高速類 比數位轉換電路介面進行資料之擷取並將資料儲存於記憶 體上之流程圖。如圖所示,根據積分週期控制高速類比數 位轉換電路介.面進行資料之擷取並將該資料儲存於記憶體 内(參考第4圖,步驟S3 )的流程包括下列子步驟:首先,Page 11 538248 Case No. 90131928 92. 4. Year Month _ Year Amendment Fifth, Description of Invention (8) (f η, A η) [f 1 ~ f η is frequency, A 1 ~ A η is amplitude, η Is a positive integer], and a plurality of normalized amplitude values M 1 to M η are obtained from the above-mentioned amplitude values through a normalization operation (where η is a positive integer) (step S 5), and the above-mentioned amplitude value includes a DC amplitude value Ad, and the above-mentioned normalization operation That is, the above-mentioned plurality of amplitude values A 1 to A η are divided by the DC amplitude value Ad to obtain a plurality of standardized amplitude values ΜΜΜη, that is, Al / Ad2 M1, A2 / Ad = M2 ··· 'An / Ad = Mno Then, the program analyzes the normalized amplitude value ΜΜΜη to find the frequency corresponding to the normalized amplitude value exceeding the measurement accuracy M to form a frequency group (f0l ~ fop) [0 < p < n, ρ is a positive integer ] (Step S6), and then calculate to find the greatest common factor frequency fg of the frequency group (f 〇1 ~ f ο P) (step S 7). Finally, the integration period is updated to the inverse of the maximum common factor frequency f g and the above steps S1 to S4 are performed again (step S8). In addition, according to the judgment of step S4, when the above-mentioned data is not retrieved for the first time, the total of the stored data is divided by the integration period to obtain a precise DC measurement result (step S9). After dividing the total of the stored data by the above integration period to obtain a precise DC measurement result (step S 9), the timer t starts counting, and when the timer t exceeds the above-mentioned fixed detection time period Tr. (I.e., t > Tr ), The program will re-execute all the above steps (step S 1 0). Fig. 5 shows a flowchart of controlling the interface of the high-speed analog-to-digital conversion circuit to perform data acquisition and store the data in the memory according to the integration period in the embodiment of the present invention. As shown in the figure, the high-speed analog digital conversion circuit interface is controlled according to the integration period. The process of data acquisition and storage in the memory (refer to Figure 4, step S3) includes the following sub-steps: first,
第12頁 538248 案號 90131928 〒月:i曰修正 修正 _年μ補充 五、發明說明(9) - 程式將產生標準單位時間(步驟S31),該標準單位時 以間隔的控制與掘取從上述高速類比數位轉換電路介面 的信號。接著,在該標準時間單位内傳送單筆資料至 記憶體内儲存(步驟S32)。最後,重覆步驟S31和S3 & 複數個標準單位時間的和為上述積分週期為止( S33)。 第6圖表示本發明實施例中動態提高直流精確度 ΐ m構:意圖。為配合本發明實施例中動態提高精密 直▲心確度里測之方法,於本發明實施例中提出一 ,流精確度量測裝置,…示, j; 確度量測裝置包括:高速類比數位轉 :: 工器42。高速類比數位轉換電路40用以執行 比直▲量測信號A卜An(n為正整數)的數位轉換工作,碩 理器42具有控制信號Sc和資料記憶體“,該控制: =c用以控制上述尚速類比數位轉換電路4〇執行類比: 卜—數位轉換工作,上述資料記憶體“用: 過後的複數筆數位資料M〜Dn(n為正 =义料W〜Dn中具複數個非直流成份訊號s p 〕 成份訊號W〜Sp由複數個雜訊頻率fU〜f ^ /非f凌 W〜Dn分ί上述數位運算處理器42用以進行該數位資料 非直流成份:出T:頻Π11〜fip’並加以運算’消除 傅立葉頻率t^S1〜SP。另外,該數位運算處理器42包括 分析裝置析裝置46及動態積分裝置48,該傅立葉頻率 46用以對數位資料D1~Dn進行頻率分析,找出+Page 12 538248 Case No. 90131928 Month: i said correction and correction_year μ Supplementary V. Description of Invention (9)-The program will generate standard unit time (step S31). The standard unit will be controlled and excavated at intervals from the above. Signals of high speed analog digital conversion circuit interface. Then, a single piece of data is transmitted to the memory for storage within the standard time unit (step S32). Finally, the steps S31 and S3 are repeated until the sum of the plurality of standard unit times reaches the above integration period (S33). FIG. 6 shows an embodiment of the present invention to improve the DC accuracy dynamically. In order to cooperate with the method for dynamically improving the accuracy of the direct measurement of heart accuracy in the embodiments of the present invention, an embodiment of the present invention proposes a flow accurate measurement device, as shown in the figure; j; the measurement measurement device includes: high-speed analog digital conversion :: Tool 42. The high-speed analog digital conversion circuit 40 is used to perform the digital conversion of the measurement signal Ab An (n is a positive integer). The master 42 has a control signal Sc and a data memory. The control: = c is used for Control the above-mentioned analog-to-digital conversion circuit 40 to perform analogy: bu—digital conversion work, the above-mentioned data memory is “used: after the plural digital data M ~ Dn (n is positive = meaning material W ~ Dn, there are multiple non- The DC component signal sp] The component signal W ~ Sp is divided into a plurality of noise frequencies fU ~ f ^ / non-f ling W ~ Dn. The above-mentioned digital operation processor 42 is used to perform the non-DC component of the digital data: output T: frequency Π11 ~ Fip 'and add operation' to eliminate the Fourier frequency t ^ S1 ~ SP. In addition, the digital operation processor 42 includes an analysis device analysis device 46 and a dynamic integration device 48. The Fourier frequency 46 is used to frequency the digital data D1 to Dn. Analyze to find out +
538248 案號 90131928 五、發明說明(10) 訊頻率f i 1〜f i p,該動態積分裝置4 8用以 / f i p組成之非直流成份訊號S卜Sp進行動 除非直流成份訊號S卜S p。 綜上所述,本發明實施例的動態提高 量測.之方法和裝置能夠自動地對載有末知 信號進行自動頻率分析,進而動態的調整 測的結果值中將直流成份分離出來,提高 度,並且利用數位式直流量測,大幅降低 子元件穩定性所造成的雜訊影響,更採用 方式進行濾除運算,提高量測精確度與量 雖然本發明已以較佳實施例揭露如上 限定本發明,任何熟習此技藝者,在不脫 和範圍内,當可作些許之更動與潤飾,因 範圍當視後附之申請專利範圍所界定者為 修正 對雜訊頻率f i 1 態積分運算,消 精密直 頻率的 積分方 直流量 因環境 動態的 測速度 ,麸JL /、、、 ,、 離本發 此本發 準〇 流精確度 直流量測 式,從量 測的精嫁 變化與電 調整積分 Ο 並非用以 明之精神 明之保護 %538248 Case No. 90131928 V. Description of the invention (10) The signal frequency f i 1 ~ f i p, the dynamic integration device 48 is operated by a non-DC component signal Sb Sp composed of / f i p unless the DC component signal Sb Sp. In summary, the method and device for dynamically improving measurement according to the embodiment of the present invention can automatically perform automatic frequency analysis on the last-known signal, and then dynamically adjust the measured result value to separate the DC component to improve the degree. In addition, the digital DC measurement is used to greatly reduce the noise impact caused by the stability of the sub-components. The filtering operation is also adopted to improve the measurement accuracy and quantity. Invention, anyone who is familiar with this skill can make some modifications and retouching within the scope. Because the scope is defined by the scope of the appended patents, it is to modify the integral operation of the noise frequency fi 1 state. Accurate straight-frequency integration of the direct-current DC measurement speed due to environmental dynamics, bran JL / ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, accuracy 〇 Not for the protection of the spirit
第14頁 538248 案號 90131928Page 14 538248 Case number 90131928
修正 圖式簡單說明Correction
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90131928A TW538248B (en) | 2001-12-21 | 2001-12-21 | Method and device to dynamically increase the DC measurement precision, and readable medium of processor to store program |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW90131928A TW538248B (en) | 2001-12-21 | 2001-12-21 | Method and device to dynamically increase the DC measurement precision, and readable medium of processor to store program |
Publications (1)
Publication Number | Publication Date |
---|---|
TW538248B true TW538248B (en) | 2003-06-21 |
Family
ID=29546801
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW90131928A TW538248B (en) | 2001-12-21 | 2001-12-21 | Method and device to dynamically increase the DC measurement precision, and readable medium of processor to store program |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW538248B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI409468B (en) * | 2007-01-12 | 2013-09-21 | Microchip Tech Inc | Apparatus and method for measuring a long time |
-
2001
- 2001-12-21 TW TW90131928A patent/TW538248B/en not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI409468B (en) * | 2007-01-12 | 2013-09-21 | Microchip Tech Inc | Apparatus and method for measuring a long time |
TWI484193B (en) * | 2007-01-12 | 2015-05-11 | Microchip Tech Inc | Apparatus and method for measuring a long time period |
TWI487917B (en) * | 2007-01-12 | 2015-06-11 | Microchip Tech Inc | Apparatus and method for measuring a long time period |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Liu et al. | Identification of fractional order systems using modulating functions method | |
US20070244656A1 (en) | Method and apparatus for determining jitter and pulse width from clock signal comparisons | |
CN105528288A (en) | Software testing method and apparatus | |
CN109060592B (en) | Shale loss gas quantity obtaining method and device and terminal equipment | |
CN106840230A (en) | The signal processing apparatus and method of a kind of vibrating string type sensor | |
JP2006220629A (en) | Internal impedance measuring device for storage battery, and internal impedance measuring method of the storage battery | |
Arpaia et al. | A critical note to IEEE 1057-94 standard on hysteretic ADC dynamic testing | |
CN106706957B (en) | Acceleration estimation method, apparatus, motor sport control method and locomotive | |
TW538248B (en) | Method and device to dynamically increase the DC measurement precision, and readable medium of processor to store program | |
CN114200381A (en) | System and method for detecting reliability of intelligent electric meter | |
CN102354295B (en) | CPU (central processing unit) load testing method for equipment in DCS (distributed control system) | |
Scafetta | Comment on “Heat capacity, time constant, and sensitivity of Earth’s climate system” by SE Schwartz | |
CN111413725A (en) | System and method for realizing gamma-gamma digital coincidence measurement by using virtual instrument technology | |
CN110098610B (en) | Real-time identification method and system for oscillation leading mode of power system under fault disturbance | |
CN106021855A (en) | A reactor period calculating method | |
CN108132399B (en) | Simplified interpolation method for improving electric energy quality analysis precision of digital substation | |
CN107800434A (en) | A kind of fast A/D C method of testings based on parameter extraction | |
CN112016045B (en) | Nanosecond pulse power meter data processing method | |
JP4076797B2 (en) | Noise removal method and noise removal filter | |
JP5797135B2 (en) | Filter device and filtering method | |
JP2010160093A (en) | Waveform measuring device | |
CN106452693A (en) | Clock phase jittering measurement method based on double-frequency-point noise floor energy analysis | |
CN112836166A (en) | Response peak analysis-based first-order differential algorithm for monitoring data of equal sampling experiment | |
JP5524277B2 (en) | Signal processing apparatus and signal processing method | |
CN110879328B (en) | Method for processing power data at fault moment based on reverse distance weighting |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |