TW480843B - Radio transmitter architecture - Google Patents

Radio transmitter architecture Download PDF

Info

Publication number
TW480843B
TW480843B TW89120853A TW89120853A TW480843B TW 480843 B TW480843 B TW 480843B TW 89120853 A TW89120853 A TW 89120853A TW 89120853 A TW89120853 A TW 89120853A TW 480843 B TW480843 B TW 480843B
Authority
TW
Taiwan
Prior art keywords
modulation
signal
phase
frequency
output
Prior art date
Application number
TW89120853A
Other languages
Chinese (zh)
Inventor
Martin Wilson
Original Assignee
Cadence Design Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cadence Design Systems Inc filed Critical Cadence Design Systems Inc
Priority to TW89120853A priority Critical patent/TW480843B/en
Application granted granted Critical
Publication of TW480843B publication Critical patent/TW480843B/en

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The transmitter circuit architecture is disclosed based on a phase lock loop architecture and which uses a delta-sigma modulator with 2 point modulation. In order to restrict the bandwidth of the PLL, subsidiary analogue modulation is employed, which requires aligning with the delta-sigma modulation. Alignment of the modulation is accomplished by correction of the sensitivity of the PLL voltage controlled oscillator to modulation by correlating residual modulation in the PLL whit the modulated signal input. The action of the modulation correlator trims the modulation and the PLL bandwidth without disturbing the normal operation of the transmitter, and allows the use of modulation bandwidths greater than the PLL bandwidth.

Description

480843 五、發明說明(1) ――———---------- ^月係、有關於用於無線電信(t e 1 e c〇m m u n i c a t i 〇 η )的發送器架^ ’尤其是適於可以同時使用的固定 (constant)及非固定包封(envei〇pe)調變 (m〇dUUtl〇n)方式(schema)之行動發送器的發送器架 構0480843 V. Description of the invention (1) ———————————— ^ month, related to the transmitter frame for wireless telecommunications (te 1 ec〇mmunicati 〇η) ^ 'especially Transmitter architecture suitable for mobile transmitters that can use both constant (constant) and non-enveloped (enveiope) modulation (m〇dUUtl〇n) schemes0

_在订動通訊市場中存在一項趨勢,即將通訊裝置製造 ^更]且/、有更低的成本,且此裝置有能力可執行多模式 操作’以支棱固定及非固定的包封調變方式。此裝置更易 於以石夕材料整合更多的收發機(transceiver)元件 jpart) ’且最好在積體電路中包含多種不同的壓控振盪 器(VCOs)。但是,在矽中振盪器的整合可能導致在 控制電壓感測度中增加不確定性之容忍,而且在整合振盪 器中此感測度是很難量測出來。所以可能藉由使用具有變 動壓控增盈(variable control voltage gain)的振盪 器去克服此問題,但是,嚴格說來,此變動壓控振盪器只 丨是用來協調合成器(synthesiser)的性能。 ! 上文中說明的多模操作可以同時支援固定及非固定的 I振輻包封調變方式。以一複雜的構象圖(plot)表示所有 |_There is a trend in the subscription communications market, that is, the manufacture of communication devices ^ and], and / or lower costs, and this device has the ability to perform multi-mode operation 'fixed and non-fixed envelope adjustment Change way. This device is easier to integrate more transceiver components (jpart) 'with Shixi materials, and it is better to include multiple different voltage-controlled oscillators (VCOs) in the integrated circuit. However, the integration of the oscillator in silicon may lead to increased tolerance for uncertainty in the control voltage sensitivity, and this sensitivity is difficult to measure in integrated oscillators. So it is possible to overcome this problem by using an oscillator with variable control voltage gain. However, strictly speaking, this variable voltage controlled oscillator is only used to coordinate the performance of the synthesiser. . ! The multi-mode operation described above can support both fixed and non-fixed I-radiation envelope modulation. Represent all in a complex plot |

的調變方式,其中該星座圖(constellation diagram) 表示調變向量之載波(carrier)的暫態(instantaneous | )振輻及相位。應用固定包封方式,圖中所有的點與中心 I點均為等距。但是,應用非固定包封調變系統,將使得其 執跡向該圖的中心接近。此調變信號的相位可以由調變向 量到圖形中心的角度來表示。此角度的改變速率表示所得Modulation mode, wherein the constellation diagram represents the instantaneous | amplitude and phase of the carrier of the modulation vector. Applying a fixed encapsulation method, all points in the figure are equidistant from the center I point. However, the application of a non-fixed encapsulation modulation system will bring its performance closer to the center of the figure. The phase of this modulation signal can be represented by the angle from the modulation vector to the center of the graph. The rate of change of this angle represents the resulting

第4頁 五、發明說明(2) — ........................ · -------------------------- 到之相位調變信號沾 ,..^ ;u的頻覓。應用近接中心之調變向量的執 」叹邊速率及因此該調變頻寬增加,而超過 以固定包封方式所增加者。 ’大部份的數位無線電通訊裝置使用固定振 輪相位調變方式,如高斯最小移位鍵(Gaussian minimum 丨shift k^ylng )(下文中稱為Θ M s κ ),及頻率調變方 丨式· 士南斯頻率移位鍵(G a u s s 土 a ^ f r e q u e n c y s h i f t |keying)、(下文稱為GFSK)。就發送器的要求而言, | GFSK並非一定需要之標準項目者,因此可能使用簡單 | j架,(例如,在傳送期間以自由執行模式的發送器振盪 |器的單一迴路PLL合成的;l〇)。但是,反之,使用如 相位调變方式的無線電通訊系統(如G M S K )更符合傳 送架構上的需求,因此不適於使用簡單的GFSK傳送架 構。 /、Page 4 V. Description of the invention (2) — .............. -------------- ------------ To the phase modulation signal, .. ^; The application of the modulation vector of the proximity center sighs the rate of sighing and therefore the bandwidth of the modulation increases, exceeding the increase in the fixed encapsulation method. 'Most digital radio communication devices use a fixed vibration wheel phase modulation method, such as the Gaussian minimum shift key (hereinafter referred to as Θ M s κ), and the frequency modulation method 丨• The Senanz frequency shift key (G auss a frequency shift keying), (hereinafter referred to as GFSK). In terms of transmitter requirements, | GFSK is not necessarily a standard project owner, so it may be possible to use a simple | j frame, (for example, a single-loop PLL synthesis of a transmitter oscillator in free execution mode during transmission; l 〇). However, on the contrary, a radio communication system using a phase modulation method (such as GMSK) is more in line with the requirements of the transmission architecture, so it is not suitable for using a simple GFSK transmission architecture. /,

I 為了提供適當的GMSK收發機,用於GMSK調變 方式的初始傳送架構方式包含藉由對|^升頻 (upconversion)後之I F的調變。此需要放置在發送器 後的巨大且有遺漏的過濾器去保護R X頻帶以防止在發送 器的輸出端出現的雜Λ干擾。固定包封無線電通訊裝置的 下一代使用依據鎖相迴路(phase locked loop)之相位 調變,如圖1之習知技術中所顯示者,且將於下文中加以 說明。 圖1顯示在美國專利案號5 5 1 1 2 3 6中提出的升 頻迴路調變器,此架構現在在工業上廣泛使用。下列公式 480843 五、發明說明(3) 決定T X的輸出頻率: TXout = F1 ο 1+F 1 〇2 其中Nr為參考分頻器(divider ) ( 3 )的分割比 (division ratio ),N 1為I F分頻器(丄3 )的分割 比。一相位偵測器(4 )確定分頻器的輸出3及丄3維持 在相同頻率下。從參考的石英合成第一(L 〇丄(9)及 第一(L 〇 2 ( 1 ))的本地振盈器信號。利用階段調整 器(2 )對Lol做階段轉譯(trans lated )以驅動數位邏 輯。L ο 1 .( 9 )不在發送器的輸出頻率中,且因此不感 貝ΊΡ A拉動效應(pulling effect),而且傳统上在習知 技術中是使用低BW大分割比的合成器、。基:上充 1以決定輸出頻率。在回授迴路(feedback 1〇〇p )内之 ^中:類比1 Q調變器'(1 2)進行調變。然後,由降 :丨::波态(8 )方式產生該1 F。在調變後,豸I F在分 。俊進入該相位偵測器。該相位偵測器經由迴路 控制該TX L0 (7),以決定迴路的動'態效 :。该T X L·〇用於產生傳送信號,然後此 動功率放大器及天線。! F遽波器(丄〇 )去除錯广驅 spurious)的混合產物,而且後調變濾波器 調變器的輸出中去除錯誤的信號。 )從 必需具有充分以P L· L·頻寬以在(丄2 ) 的將導入的調變傳送到T X振盪器.(7 )中 纺:失真 ::許多類比階段(stage),各階段均 變二路中 確性下降。對於該P L L的回應將產生額外 立準 480843 五、發明說明(4) 降。而淨結果(net result)為在類比分量(c〇mp〇nent )由隨著製造容差(tolerance)的結果,而產生高度的 殘餘相位誤差(residual phase error)。該p l L為具 有開放迴路回應(open loop response )的負回授迴路, 係由下列式子決定In order to provide an appropriate GMSK transceiver, the initial transmission architecture used for the GMSK modulation method includes the modulation of I F after upconversion. This requires a large and missing filter placed behind the transmitter to protect the R X band to prevent spurious interference at the output of the transmitter. The next generation of fixed-encapsulated radio communication devices is based on the phase modulation of the phase locked loop (phase locked loop), as shown in the conventional technique of Fig. 1, and will be described later. Figure 1 shows the up-conversion loop modulator proposed in U.S. Patent No. 5 5 1 1 2 3 6 and this architecture is now widely used in industry. The following formula 480843 V. Explanation of the invention (3) Determine the TX output frequency: TXout = F1 ο 1 + F 1 〇 2 where Nr is the division ratio of the reference divider (3), and N 1 is The division ratio of the IF frequency divider (丄 3). A phase detector (4) determines that the outputs 3 and 丄 3 of the frequency divider are maintained at the same frequency. The first (L 0 丄 (9) and the first (L 0 2 (1)) local oscillator signals are synthesized from the reference quartz. The stage adjuster (2) is used to perform stage translating of Lol to drive Digital logic. L ο 1. (9) is not in the output frequency of the transmitter, and therefore does not feel the pull A pull effect (Pulling effect), and traditionally uses a synthesizer with a low BW large split ratio in the conventional technology, Base: charge 1 to determine the output frequency. Among the feedback loop (feedback 100p): analog 1 Q modulator '(1 2) for modulation. Then, decrease by: 丨 :: The wave form (8) generates the 1 F. After modulation, 豸 IF is dividing. Jun enters the phase detector. The phase detector controls the TX L0 (7) via the loop to determine the motion of the loop. State effect: The TXL · 〇 is used to generate the transmission signal, and then this power amplifier and antenna are used. The F 遽 wave filter (丄 〇) removes the mixed products of spurious), and the post-modulation filter modulator The wrong signal is removed from the output. ) It is necessary to have enough PL·L · bandwidth to transmit the imported modulation to the TX oscillator at (丄 2). (7) Spinning: Distortion :: Many analog stages, each stage changes The certainty of the second route declined. The response to the PL L will result in additional legislative 480843 V. Invention Description (4) Drop. The net result is the result of the analog component (commponent) with a manufacturing tolerance (tolerance), resulting in a high residual phase error (residual phase error). The p l L is a negative feedback loop with an open loop response, which is determined by the following formula

Hol(s)=Kpd · LF(s)(Kvco/s)(1/N1 ) 其中K p d為相位偵測器的增益,κ v c 〇為v c〇 控制信號的增益,在下文中K v c 〇接受實際上的生產分 配。允許較大的設計餘裕以確定符合可鎖定時間(丨〇ck time ),及雜訊標的(noise target )。此配置動作如一 用:=頻帶中對於傳送分量的有效濾波器,但是具有 田夕的缺點。其中某些缺點將說明於下: 使得^由於對於該誤差(error)的多項類比分量,而 使件调變誤差增加; 里 產生暮使用多個壓控振盪器’’而增加材料的成本,而且 拳(screening )及頻率計劃上的問題; 間;e)使用具有低參考比較頻率的合成器將增加切換時 d )限制該架構為固定包封方式; ; 頻操作必需小心地進行頻率規劃;以及Hol (s) = Kpd · LF (s) (Kvco / s) (1 / N1) where K pd is the gain of the phase detector, and κ vc 〇 is the gain of the vc〇 control signal. In the following K vc 〇 accepts the actual Distribution on production. Large design margins are allowed to determine compliance with lock time and noise target. This configuration acts as one: = effective filter for transmission components in the frequency band, but has the disadvantage of Tian Xi. Some of these disadvantages will be explained as follows: making ^ increase the modulation error of the part due to multiple analog components for the error; the use of multiple voltage-controlled oscillators increases the cost of materials, and F) (screening) and frequency planning problems; e) using a synthesizer with a low reference comparison frequency will increase the switching time d) restricting the architecture to a fixed encapsulation method;; frequency operation must be carefully planned for frequency; and

Msk穿晋:獨需要的㈠“而言’多 K裝置將增加複雜度。Msk wear Jin: "Speaking of multiple K devices will increase complexity."

M S K 在一非固定振輻包封調變方式中使用現存的G 卞,其中一種此類型的方法為將基頻(basebandM S K uses the existing G 中 in a non-fixed amplitude envelope modulation method. One of this type of method is to convert the baseband

第7頁 五、發明說明(5) )調變分解為振輻及相位分量。 調變架構以提供相位分量。依 /非固定包封系統中,可以使:: 如上所述’如果諸如升頻迴路之 使用在多模分頻器中的時候, 的增加調變頻寬將使用在多模於 頻迴路架構要求該p 在P L L上必需加上更嚴格的要^ 如圖1中所示者,使用— 原始的混波器直接升頻結構,j 調變頻寬的調變p L· L·機構。一 —項此類型的選擇為雙 為使付整個調變傳送功能盥广 此-例子中,調變頻寬沒;受^ ^進打寬頻調變。圖2中顯示習 圖2表示在美國第 架構= 請參考圖=;混;器及第 4 )輸出調變,且細二F Μ的表 路濾波器(μ d;構( 分器(2卜别進行。調變信號 5)中以經由調變充電系 指可以使用該固定包封 方式,在雙模固定包封 定包封調變器。但是, 在使用的G M S K架構 定包封調變方式所需要 器中。如圖1中所示升 上高於調變頻寬,因此 〇 迴路的另一方式為回到 是提供/可以支援增加 點調變。雙點調變目的 的移轉功能不相關。在 L L頻寬的限制,且有 知技術之雙調變Τ X架 7 2專利號中提出之一 例子中,經由使用分頻 〜本地振盪器L〇1 。 示方式,從基頻源(1 1 8 )而加總P L L迴 出指向丁 X振盪器(7 中相同的項目作用在積 (1 6 )作用如相位調 五、發明說明(6) ~-----— ________________ _________________________________、 、涎方式,而經由加總機 輪出(5 )。其目的在7 )而作用到相位偵挪器 旦 在於在加總機構(1 了)的輪出^的 氓元成 去除所有的分量 對於壓控振盪器分頻器 將使 得雜訊位階上升,且需D 使用大的分割比將 位無線電通訊系統中雜 :二的P L L頻寬以符合數 需要使用的低迴::ί:;:量的需求。 相當嚴厲的限制,@為;以》對於使用此架構施力、 下,因此易於接受實際上 』7 天線在相同的頰率 日 山相,】 貝1不上上拉動(pulling )作用。而千 ’由類比機構作用雙調變輸入,所以易於產 况’而使得方式不適於使用如需要相當之精確的情 之類的調變方式中。另外, 、Μ § κ :调變信號作用等效地作用在該迴路中的雙 t :餘(mUua"將作用在p L L的移轉函數上”:變 後,此該將承受某些失真。另外,p L L合成器中」: 同的問題為P L L的動態效應必需在p L L的 的= 上接受相當大的容差分佈。此將使得雜二; ^又換日守間必需文協,其中兩者為現在高數據速率之益 線電通訊系統中的關鍵參數。 … 在另一習知技術的架構中,一般在升頻迴路中使用的 i、Q調變器,如果是使用固定包封調變時,則由相位調變 或頻率調變所取代。如果使用相位調變時,原則上,可由 積分轉換為頻率調變。但是,該相位及頻率調變之間在需 要精確的頻率調變器中,存在某些差異。在G F s κ的^Page 7 V. Description of the invention (5)) Modulation is decomposed into vibration amplitude and phase components. The architecture is modulated to provide a phase component. In a fixed / unfixed encapsulation system, you can make :: As described above, 'if the frequency up loop is used in a multi-mode frequency divider, the increased modulation bandwidth will be used in the multi-mode frequency loop architecture. p must be added to the PLL more strictly ^ As shown in Figure 1, use-the original mixer direct upconversion structure, j modulation bandwidth p L · L · mechanism. One — The selection of this type is double. In order to make the entire modulation transmission function widely available. In this example, the modulation frequency is not used; it is subject to ^ ^ to make wide-band modulation. Shown in Figure 2 is shown in Figure 2. Figure 2 shows the structure in the United States = Please refer to Figure =; Mixer; and 4) Output modulation, and fine two F Μ surface filter (μ d; Do n’t do it. Modulation signal 5) refers to the use of this fixed encapsulation method to fix the encapsulation modulator in a dual-mode fixed encapsulation method. However, in the GMSK architecture, the encapsulation modulation method is used. Needed. As shown in Figure 1, the rise is higher than the modulation bandwidth, so the other way of the loop is to provide / can support the increase of point modulation. The transfer function for the purpose of two-point modulation is not relevant In the example of the limitation of LL bandwidth and the known technology of the dual modulation TX frame 7 2 patent number, through the use of frequency division ~ local oscillator L〇1. 1 1 8) and the sum of the PLL returns points to the D-X oscillator (7. The same item in 7 acts on the product (1 6) such as phase adjustment V. Invention description (6) ~ --------- ________________ _________________________________,, Salvage method, and it is turned out by the totalizer (5). Its purpose is to 7) and it is used for phase detection. The mover is to remove all the components from the rogue element of the summing mechanism (1). For the voltage-controlled oscillator frequency divider, the noise level will rise, and D needs to use a large division ratio to set the radio. Miscellaneous in the communication system: The PLL bandwidth of two is used to meet the number of low-back :: ί:;: volume requirements. Quite severe restrictions, @ 为; 以》 For the use of this architecture, it is easy to accept the actual上 「7 The antenna is at the same buccal rate, the sun and the mountains are the same,】 Bei 1 does not have a pull action. However, the 'modulation input is controlled by the analog mechanism, so it is easy to produce conditions', which makes the method unsuitable for use. It is quite accurate in modulation methods such as emotions. In addition, M, M § κ: The modulation signal effect equivalently acts on the double t in this circuit: I (mUua " will act on the transfer function of p LL ": After the change, this should bear some distortion. In addition, in the p LL synthesizer": The same problem is that the dynamic effect of the PLL must accept a considerable tolerance distribution on the = of p LL. This will make the miscellaneous Two; Two of them are the key parameters in the current high-data-rate Yixian telecommunication system.… In the structure of another conventional technology, i and Q modulators generally used in the up-conversion loop, if a fixed package is used In the case of closed modulation, it is replaced by phase modulation or frequency modulation. If phase modulation is used, in principle, it can be converted to frequency modulation by integration. However, the exact frequency between the phase and frequency modulation is required. There are some differences in the modulator. In the GF s κ ^

第9頁 五、發明說明(7) ~〜—s—-———____________________________________———一 子中,在頻率偏移上數 所決定,而並非特別庶由使用之特定傳送標準的需要 率偏移必需在四分之—,。對於G M S K調變而言,頻 大的相位誤差。如果二Ϊ據速率下準確地維持住,以防止 術可以保證具有足夠的=2 5周Μ時,貫際上只有數位技 N — PSK或W-CD Μ、\又。相同的技術可以使用在如 要存在低的相位誤差以^隹八梓的彳非固定包封方式中,其中需 的架構可以提供足夠的产2的决差向量。使用數位技術 圖3中顯示另— 如圖3中所示者。Page 9 V. Description of the invention (7) ~~ —s —-————____________________________________———— In one of the above, it is determined by the number of frequency offsets, but not particularly by the demand rate deviation of the specific transmission standard used. Move must be in the quarter-,. For G M S K modulation, a large phase error. If the second data rate is accurately maintained to prevent the operation, it can be guaranteed to have enough = 25 weeks M, and there is only digital technology N—PSK or W-CD M, \ again. The same technique can be used in non-fixed encapsulation methods where low phase error is required, where the required architecture can provide sufficient yield vectors. Using Digital Technology Another is shown in Figure 3 — as shown in Figure 3.

L L内之F Μ調變機;=:調變結 ',其使用如在P 專利第4 9 9 4 76821=8^酿調 參見美國 構包含-如上述圖見在^參考圖3,該Τχ架 刭Γ 7、的入占-y 2中的况明之具有識別方塊(1 ) 到(7 )的合成益,但是在三考 的分割比Ν隨著不同的表考循$祚"”刀預為〔1 3 ) 變器(24)以熟知的技= f :此―",^ 變。從記憶體或其他位移中提# 杈’且作雜訊塑形調 分頻器至最近之參考頻率I;:;可程式常數P⑴) )2 5 F (2 2)經由加總機構(2 3員)V,第二可程式常數 變信號以選擇輸出頻道 )^共-分數位移予該調 決定該合成器的暫態頻率的方式說明如下: Fsynth(t)=fmod(t)- ((F/2w )+p)fref 其中w為在delta Slgma區域中算元的匯流排寬 度。FM modulation machine in LL; =: modulation knot ', its use is as described in P patent No. 4 9 9 4 76821 = 8 ^ brewing modulation see the US structure contains-as shown in the above figure see ^ reference to Figure 3, the TX The frame 刭 Γ 7, and the occupation in -y 2 has the combined benefit of the recognition blocks (1) to (7), but the split ratio Ν in the three tests follows the different tests. $ 循 " The [1 3] converter (24) is pre-known with a well-known technique = f: this "", ^ change. The # fork 'is extracted from memory or other displacements and used as a noise shaping frequency divider to the nearest Reference frequency I;:; Programmable constant P⑴)) 2 5 F (2 2) Via the summing mechanism (23 members) V, the second programmable constant changes the signal to select the output channel) ^ Common-fractional shift to the tuning The method of determining the transient frequency of the synthesizer is described as follows: Fsynth (t) = fmod (t)-((F / 2w) + p) fref where w is the bus width of the operator in the delta Slgma region.

第10頁 480843 五、發明說明(8) 該 d e 11 a 2 ) 合成為的 3 ) 雜訊。 4 ) 決定性的 使用 使用G Μ 中一項代 功能,其 只使 i ) 路頻寬的 的輸出端 * · 1 1 寬中接受 但是 低頻率資 圖4 項問題, 在下文的 sigma調變方法 將該調變作用在數位領為域^ 本 、二τ,該程序相▲地精 可以使用N的低分割比, 輸出之相位偵測器與分=此實際上減少歸因於 使用雜訊塑形,導致在迴=f訊量。 、路頻寬的外側去除量化 雖道處出現量化雜訊,其位階完全是 呈:因此不會存在產物的分佈性。 - ^ 、夠精確度的— sigma調變器而保證當 或非固定包封方式時,誤差相當低。本發明 ^生的特彳政為其使用d e 1七a — s丨g m ^調變器的精確 此將於下文中加以說明。 用調變的delta-sigma調變器之缺點說明如下: 如上所述,對於升頻迴路而言,其對於P L L迴 限制相當低,而高的P L L頻寬將導致在發送器 產生過多的相鄰頻道之間的放射;以及 )由於分量的容差,而使得p L L必需在迴路頻 相當大的變動。 ’須了解使用d e 11 a - s i g m a調變器則保證調變的 訊内容之精確度。 中顯示另一習知技術的架構,此架構可以克服兩 此可參見美國專利案號5 7 2 9 1 8 2。須了 g 說明中’相同的數字標號與圖1 ,2 ,3中的參Page 10 480843 V. Description of the invention (8) The d e 11 a 2) is synthesized into 3) noise. 4) The decisive use uses a generation function in G M, which only makes i) the output end of the bandwidth * · 1 1 wide and acceptable but low-frequency data Figure 4 issues, the following sigma modulation method will The modulation effect is in the digital domain ^^ 2 and τ2. The program phase can use the low division ratio of N, the output phase detector and the min = the actual reduction is attributed to the use of noise shaping, Resulting in back = f traffic. 3. Quantization outside the road bandwidth. Although quantization noise appears at the road, its rank is completely present: therefore, there is no distribution of products. -^, Accurate enough — sigma modulator to ensure that the error is quite low when the or non-fixed encapsulation method. The specific features of the present invention are the accuracy of the use of d e 1 7 a-s gm ^ modulator This will be explained below. The disadvantages of using a modulated delta-sigma modulator are explained as follows: As mentioned above, for the up-conversion loop, its PLL return limit is quite low, and the high PLL bandwidth will cause excessive adjacentity at the transmitter. Emissions between channels; and) due to component tolerances, p LL must vary considerably in the loop frequency. ’It is important to understand that the use of de e 11 a-s i g m a modulators guarantees the accuracy of the modulated signal content. The structure of another known technology is shown in the figure. This structure can overcome two problems. See US Patent No. 5 7 2 9 1 8 2. The same reference numerals in the description of g must be the same as those in Figures 1, 2, and 3.

五、發明說明(9) ^— —---------------------------------- ------------- _ — 考數字表示相同的組件。 現在請參考圖4 ,積分哭 經由如圖2所示之牟播从i ^ 5 )提供一調變功能, 電泵(")丁;:=總機構(17),而調變該充 掉。此說明了對於該調變,一 ^ 7 )的效應去除 當相位的執跡超過? t S 〇刀數N含類比内差。 是增加即是減ί^ΓΛ1;^日頻器N(l3)不 振盪器(VC0)的分頻哭 ' 、工 '盟裔的相位加人遷控 且使得在p L L的殘餘^達為了追^調變路徑的量化, L相同的移轉函數到取小,该調變信號接受如PL· 乘法運算建立相 :中兩個由在相關器(2 〇 )中的 太大,則PL=:如果壓控振盡_ (K 函數濾波器(丄q f 一调變殘餘量,其與由P L· L·移轉 數值將從該相關;思波的應用調變同才目,且一正的相關 該VC〇調變太 〇rrelator) ( 2 〇 )中產生。如果 反相,且產生—倉沾后,則在相關為(2 0 )中的波形將. 中使用從相關器j p相關性(corre;lati〇n )。因此在21 器的量化。此為μ羽〇 )的輸出以增加或減少該增益控制 乙乙迴路頻寬;—f知技術之架構先進之處,其中在該Ρ 可以選擇該p L丨° ,頻I連結不再是強制性地連結。因此 分頻器雜=分配夕迴路頻寬以在駐定時間及相位偵測器/ θ 1 8 2案號中接間可以達到妥協。在美國專利第5 7 2 調變方法,但曰去=—種可能從一de:L ta —sisma中作用該 調變的精確度疋扣出如何使用該del ta-sigma以保證該 ^ 不使用delta-sigma,需要某些型式的類V. Description of the invention (9) ^------------------------------------- ------ ------- _ — The test number indicates the same component. Please refer to FIG. 4 now, the integral cry provides a modulation function from i ^ 5) via the broadcast shown in FIG. 2, the electric pump (") D :: = head office (17), and the modulation should be charged . This illustrates that for this modulation, the effect of ^ 7) is removed. t S 〇 knife number N includes analog internal difference. It is increased or decreased. ^ ΓΛ1; ^ The daily frequency N (l3) does not divide the frequency of the oscillator (VC0), and the phase of the union is added and relocated, so that the residual at p LL is reached in order to recover. ^ The quantization of the modulation path, L is the same as the transfer function, and the modulation signal is accepted as the phase of PL · multiplication: two of them are too large in the correlator (20), then PL =: If the voltage-controlled vibration is exhausted, the K-function filter (丄 qf is a modulation residue, which is related to the value transferred by PL·L ·; the application of Sibo ’s modulation is the same, and a positive correlation The VC0 modulation is generated in the 〇rrelator) (2〇). If the phase is reversed and generated-after the warehouse is touched, then the waveform in the correlation is (2 0). The correlation from the correlator jp (corre Lati〇n). Therefore in the quantification of the 21 device. This is the output of μ feather 0) to increase or decrease the gain to control the bandwidth of the loop B; -f knows the advanced structure of the technology, where you can choose in the P The p L °, the frequency I connection is no longer a mandatory connection. Therefore, the frequency divider is miscellaneous = the bandwidth of the loop is allocated to achieve a compromise between the stationary time and the phase detector / θ 1 8 2 case number. In the US patent No. 572 modulation method, but said == a kind of demodulation accuracy may be applied from a de: L ta — sisma, how to use the delta-sigma to ensure that ^ not used delta-sigma, which requires certain types of classes

第12頁 480843 五、發明說明(10) ! 比内插或調變。在類比内插的例子中,在長時間内必需進 \ \ 行相關性,以實現分數N調變的精確性。結果保證相關器 | (20)之更正操作的唯一方式為以濾波器(19)而回 | 應對PLL產生鏡像(mi r r 〇 r)。 丨Page 12 480843 V. Description of the invention (10)! Than interpolation or modulation. In the case of analog interpolation, correlation must be performed over a long period of time to achieve the accuracy of fractional N modulation. As a result, the only way to ensure the corrective operation of the correlator | (20) is to return it with the filter (19) | The PLL should be mirrored (mi r r 〇 r).丨

I 甚至雖然上述的相關方法存在某些優點,但是在該習 I ! i知技術中仍然存在某些問題: i )該P L L回應必需由濾波器(1 9 )產生鏡像。 P L L及其鏡像回應仍接受上述說明的產物分佈,且對於 不同的頻帶,操作模式等進行產生更進一步的變動。應用 濾波器1 9的追蹤表示主要的實際上發生的問題,尤其是 發送器必需整合時。 i i )從相關器的輸入項中去除D C將需要包含類比 數位轉換之類的其他額外之電路; i i i )在V C〇增益中的分佈導致P L L的動態, 此對於從分頻器及偵測器的P L L駐定時間/雜訊分配上 具有一決定性的影響。此係因為在P L L開放迴路相位邊 際中的不確定性將會增加封閉迴路雜訊的尖峰值,且加長 P L L頻級回應時間。 發明概述 本發明的目的係提供一種可進行高階整合的收發機, 以使用在高度整合收發機中的發送器電路機構。 本發明的另一目的為提供一種發送器電路機構,其中 此機構允許可重複的調變精確度,且允許多種不同的調變 格式以使用在順應潮流的無線電通訊系統中。Even though there are some advantages to the above-mentioned related methods, there are still some problems in this technique: i) The P L L response must be mirrored by a filter (19). P L L and its image response still accept the product distribution described above, and further changes for different frequency bands, operating modes, etc. Applying a filter 19 trace indicates the main problem that actually occurred, especially when the transmitter must be integrated. ii) removing DC from the input of the correlator will need to include other additional circuits such as analog-to-digital conversion; iii) the distribution in the VC0 gain results in the dynamics of the PLL. The PLL dwell time / noise distribution has a decisive effect. This is because the uncertainty in the PLL open-loop phase margin will increase the spikes in closed-loop noise and lengthen the P LL frequency response time. SUMMARY OF THE INVENTION An object of the present invention is to provide a transceiver capable of high-level integration to use a transmitter circuit mechanism in a highly integrated transceiver. Another object of the present invention is to provide a transmitter circuit mechanism in which this mechanism allows repeatable modulation accuracy and allows a plurality of different modulation formats to be used in a radio communication system conforming to the trend.

第13頁 480843 :五、發明說明(11) 為了符合 丨調變,本發明 |變。為了限制 變。因此必需 路以對齊的調 變之信號輸入 測度,理想上 是,因為P L 以基本上可以 應下操作。此 路頻寬,而不 依據上文 構,包括: 一鎖相迴 構,一加總機 頻器,此分頻 位偵測器的輸 一基頻調 送之資訊的調 該發送器 一調變相 變信號,且在 的相關性,因 — delta- —-—- 上述之目的,而且提供精確而不 中使用一deUa-slgma調變器及—要G剪的 PLL的頻寬,本發明中使類:調 對齊以符合deHa —Slgma調變 類^周 變方式為經由建立P L L中的殘餘亥迴 端之間的相靠,以更正該壓控振盪= 以應用PLL回應渡波器漉波該調感 L的初始鎖定時,無法了解p 匕 設計該調變相關迴路使其在不了 ^所 調變相關性的動作修剪該調變,及p 回 必干擾該發送器的正常操作。 迴 中的說明’本發明提供-種發送器電路機 1,”含相串聯的一相位俄測器機 構,及一壓控振盪器’且配置一可 器用於將該壓控振盪器的輸出項回:到一: 入端;以及 々日 =號配置此基頻調變源以產生對應該將傳 電路機構的特徵為尚提供: 機構,酉己置此機構的形態以接收該調 二、^迴路中建立該信號與該殘餘調變之間 s · , 個或一個以上的調變相關信號; igma 4益機構,配置此機構以接收該調 I五、發明說明(12) 一' ---------------------------------—----------—、一 !變信號,且由此產生一del f 丨-調變振輻量化二Γ1㈣控制信號、及 卜調變更正信號,且構以接收調變信號及 用, Μ 5周雙信號的振輻以作為回應之 其中將該量化的調變信 ::’以調變該壓控振“而產生-調變R,::=相 頻器::制空二= 動作以實質上從將該料控制之分頻器 信號中去除掉調變信號。、、°σ ^而的11周變R F輸出 而且,本發明提供—種在—鎖相迴路 R F輸出信號的方法,—鎖相迴路 ^生一調變 :嶋構,一加總機構,及—壓控 串:的:相:二貞 到-相位偵測器的輸入端,該方法包含=出項回授 產生一對應將傳送之資訊的調特 下列步驟: ;U 共将徵為包含 從在一 delta_W調變器中的調變信 del ta-sigma控制信號; 王 作用該調變信號至該加總機構 器,而產生該調變RF輸出信號 =.『亥壓控振盈 項; 作為该振盪器的輪出 作用該deUa-slgma控制信號至該可控制的分頻器,Page 13 480843: V. Description of the invention (11) In order to comply with the modulation, the present invention | To limit change. Therefore, it is necessary to input the measurement with the aligned modulation signal, ideally, because P L can basically operate in response. The bandwidth of this channel, not based on the above structure, includes: a phase-locked return structure, a total frequency generator, the frequency-divided bit detector's input, a fundamental frequency, and the information modulated by the transmitter. The change in signal and the correlation is due to the above-mentioned purpose, and it provides the accuracy without using a deUa-slgma modulator and the bandwidth of a PLL that requires G-shear. Class: Tuning alignment to comply with the deHa-Slgma modulation class. ^ The weekly change method is to establish a relationship between the residual helical terminals in the PLL to correct the voltage-controlled oscillation = to apply the PLL to respond to the wave of the waver. When L is initially locked, it is impossible to understand that p is designed to modulate the modulation-related loop so that it cannot trim the modulation in the action of the modulation correlation, and p will interfere with the normal operation of the transmitter. The description in the reply 'The present invention provides a transmitter circuit machine 1, "including a phase Russian tester mechanism and a voltage controlled oscillator connected in series" and configured with a capacitor for outputting the voltage controlled oscillator Back: to one: Incoming end; and the next day = No. configure this base frequency modulation source to generate the characteristics corresponding to the transmission circuit mechanism is still provided: mechanism, I have set the shape of this mechanism to receive the second, ^ There are s ·, one or more modulation-related signals between the signal and the residual modulation in the loop; the igma 4 benefit mechanism is configured to receive the modulation. V. Invention description (12) a '--- --------------------------------------------, a! Change signal, and This generates a del f 丨 -modulated radiant quantization Γ1㈣ control signal and a tune change positive signal, and is configured to receive the modulated signal and use it. The response of the MU 5 week dual-signal radiated signal is used as a response. The modulation letter :: 'modulates the voltage-controlled vibration' and generates -modulation R, :: = phase frequency generator :: control two = action to substantially remove from the frequency divider signal controlled by the material Drop modulation signal. , ° σ ^ , 11 cycle variable RF output Furthermore, the present invention provides a method of RF output signal in the phase-locked loop, the phase-locked loop generates a modulation: a structure, a summing mechanism, and- Voltage-controlled string: phase: two phase-to-phase detector input, the method includes the following steps to generate a feedback corresponding to the information to be transmitted: U total will be levied as including from the A delta-sigma control signal in a delta_W modulator; the king acts on the modulation signal to the summing mechanism, and generates the modulation RF output signal =. "Hai pressure control vibration surplus term; as the The rotation of the oscillator applies the deUa-slgma control signal to the controllable frequency divider,

第15頁 480843 — ^ 一 —— 五、發明說明〇3) ^ 因此控制該頻率分割比; 依據該分頻器的頻率分割比,對 調變R F輸出信號進行頻率分割; &制分頻器中的 建立該鎖相迴路中之硷 關性,使用該相關的結果::::;該調變信號數位的相 將作用到該加總機構的調變信關信號〜 調變的相關信號; u 丁以®化,以回應讀 其中该頻率分割的步驟實汉 9 入端,去除從該RF輸出信號中的;位偵測器的輪 最好該發送器電路機構尚包括配二二 產生一參考頻率信號,配置該 麥考頻率源,以 輸入端接收該參考頻率作號f 、測器機構以在一第二 較參考頻率信號與輸出號以產^該可控制的分頻器比 應在參考頻率信號及輸出之Rf;J: ;:f差信號其對 一較佳實施例巾,該相位㈣t間的相位誤差。在 泵提供特;t的充電量以❹偵包括·配置一充電 充電泵量化機構去控制該“栗: = 提供配置 差信號之振P,球古φ=书泉U I化在其中產生相位誤 產生的充I : s ’〜里化機構對該調變相關電路機構 在該ΐί、!;!正信號產生回應。充…控制更進-步 對齊雙點提供殘餘調變的控制,因此允許更允許地 -微i:較:圭實施例中’調變相關電路機構尚包括:配置 且微二:=從該相位偵測器機1構去接收該相位誤差信號, μ §號,給予一頻率偏移信號。除此之外,配置一Page 15 480843 — ^ One — V. Description of the Invention 〇3) ^ Therefore control the frequency division ratio; perform frequency division on the modulated RF output signal according to the frequency division ratio of the frequency divider; & To establish the criticality in the phase-locked loop, use the correlation result ::::; the digital phase of the modulation signal will act on the modulation signal of the summing mechanism ~ the modulation-related signal; u Ding Yihua, in response to the steps of reading the frequency division in which the 9 input end is removed from the RF output signal; it is better that the transmitter circuit of the bit detector also includes a pair of two to generate a reference Frequency signal, configure the McCaw frequency source, receive the reference frequency as the number f at the input end, and the detector mechanism to compare the reference frequency signal and the output number to produce a second controllable divider ratio. The frequency signal and the output Rf; J:;: f difference signal are relative to a preferred embodiment, and the phase error between the phases ㈣t. Provide the special charge capacity at the pump to detect. • Configure a charge-charge pump quantization mechanism to control the "pump: = Provide the vibration P of the configuration difference signal, the ball φ = Shuquan UI generated phase error. Charger I: s' ~ Lihua mechanism responds to the modulation-related circuit mechanism at the positive signal! The charge ... Control is further advanced-the two-point alignment provides control of residual modulation, and therefore allows more allowance Ground-micro i: Comparison: The modulation-related circuit mechanism in the embodiment also includes: configuration and micro-second: = receives the phase error signal from the phase detector machine 1, μ § number, giving a frequency offset Signal. In addition, configure one

第16頁 480843 五 發明說明(14) 〜 — -------------------------------__ 高通濾波器以接收從該基頻調變源的 調變信號,而去除任何的低頻分4 , / H ^且;慮攻讀 號通過-相關器,#中該相關器以相M 2 f:周變的信 信號產生機構接收該主更提供配置此控制 信號去控制該調變振幅量化機構。在if至::、—調變更正 含該,泵量化機•,控制信號產生= ,包 更正谠,其控制該充電泵以量化在 產生忒充電泵 差佗號。在該較佳實施例中調變 ς產生的該相位誨 只和高頻率有相關性的高 〖毛路機構之優點合 上減低在鎖相迴;的:;果需要一長串的; ,速的更正誤差只建立。依據此 文應而且相關器將更 齊的雙點調變。 刀式,可得到更有效封 本發明的另一項停既去 一迴路及發送器振盈:‘。此二=包含具有參考的〜單 調f電壓感測度時,承受容:度::的v c〇易於在 用單一迴路可使得此 2 田的不確定性, 本發明的另一項優,::;的效應達到最小。 使 要寬的調變頻寬。ν以使用:二:卉2用比P L L頻寬還 模式的相位調變分量。;==提供非固定包封調; SK合成器複雜度相容二 =目=;為應用-與 低成本的多模式操作。 仔架構可以實現 由下文中說明之較佳每Α Μ 1 a、 特徵及優點,閱讀時並請附圖。= =發明之 口附圖中相同的榡〜 五、發明說明(15) 表示相同的組 下文將參 從圖5中 的說明具有共 頻率信號予限 參考信號,且 ),然後輸出 明的鎖向迴路 輸出的調變信 比為可程式化 控制信號。該 迴路發送器本 1 3的輸入, 偵測器4偵測 相關相位差, 5量化該信號 6,然後該低 變點機構之加 從調變來 一調變振輻量 8,且也經由 調變予分頻器 首先在一具有 後該加總的數 件。 考附圖5說明本發明之特定的較佳 可以明顯地看出本發明座 汽β | 。 同基礎。尤i e 、 考圖3及4 幸5哭、ί 疋,麥考振盪器1提供一參考 田口口 2 ( Τ遥擇者),此限如哭田 將該信號饋入分頻哭3 (曰^於限制該 夂去em (也疋可以選擇者 多考k唬到相位及頻率偵測器4,步 。相位及頻率偵測器4接收從一分 ^ 號之型式中之一第-於A lU v貝為丄3 去,π處…弟一輸入,此分頻器的分割 ϋ μ從一delta-sigma調變器? 4的 分頻器13對應本發明之第-調變點機構從 地振盪|§ (Ή L0 ) 7的輸出獲得對 (TX L0 ) 7為一壓控振盪器。相位及頻率 參考頻率及從分頻器"輸出的信號之間的 且輸出一相位誤差信號予充電泵5。充電泵 用來饋入到如低通濾波器設置的迴路濾波器 通慮波化號被饋入到一對應本發明的第二: 總機構1 8。 °° 源1 4 k供鎖相迴路的調變,調變來源1 4經由 化我構2 1直接提供頻率調變予加總機構1 一delta-sigma調變器2 4之方式提供頻率 1 3。尤其是,從調變來源1 4的調變輸出 一分數位移常數F之加法器2 3中加總,然 目饋入到del ta sigma調變器2 4 ,然後在Page 16 480843 Five invention descriptions (14) ~ ---------------------------------__ High-pass filter to receive from The modulation signal of the fundamental frequency modulation source, and any low-frequency components are removed, and / H ^ is considered; the reading number passes through the -correlator, where the correlator generates the signal signal with phase M 2 f: cycle change Receiving the master provides configuring the control signal to control the modulation amplitude quantization mechanism. In the if to ::,-adjustment changes include this, pump quantifier •, control signal generation =, including correction, it controls the charge pump to quantify the generation of the charge pump differential number. In the preferred embodiment, the phase generated by the modulation ς is only highly correlated with high frequencies. The advantages of the hair path mechanism are combined and reduced in the phase-locked loopback; The correction error is only established. According to this article, the two-point modulation of the correlator will be more uniform. Knife type, more effective sealing can be obtained. Another aspect of the present invention is to stop the loop and the transmitter to vibrate: ‘. These two = include the reference ~ monotonic f voltage sensing degree, the bearing capacity: degree :: vc. Easy to use a single loop can make this two fields of uncertainty, another advantage of the present invention, ::; Effect is minimized. Use a wide modulation bandwidth. ν is used: Two: Hui 2 uses the phase modulation component of the mode which is wider than P L L. ; == Provide non-fixed envelope tuning; SK synthesizer complexity compatible ====================================================================== For application- and low-cost multi-mode operation; The structure can be realized by the following preferred features, advantages and advantages, please read the drawings. = = 口 口 The same 中 in the drawing. 5. The description of the invention (15) means the same group. The following will refer to the description in Figure 5. It has a common frequency signal and a limited reference signal, and then). The modulation signal ratio of the loop output is a programmable control signal. The input of the loop transmitter is 13, the detector 4 detects the relative phase difference, 5 quantizes the signal 6, and then the addition of the low change point mechanism from the modulation to a modulation amplitude 8 and also via the modulation The variable prescaler first has a few pieces to add up. With reference to FIG. 5 to illustrate the particular preferred embodiment of the present invention, it will be apparent that the seat steam β | of the present invention. Same foundation. Youie, Katu 3 and 4 Xing 5 cry, ί 疋, McCaw Oscillator 1 provides a reference to Taguchiguchi 2 (T Remote Selector). In order to limit this, go to em (also, you can choose to test the phase and frequency detector 4 step by step. The phase and frequency detector 4 receives one from a semicolon ^-in A lU vbe goes to 丄 3, at π ... the input of this frequency divider ϋ μ is from a delta-sigma modulator? The frequency divider 13 of 4 corresponds to the -modulation point mechanism of the present invention oscillates from the ground | § (Ή L0) 7 The output gain pair (TX L0) 7 is a voltage controlled oscillator. The phase and frequency reference frequency and the signal output from the frequency divider " output a phase error signal to the charge pump 5. The charging pump is used to feed the loop filter wave filter number set as a low-pass filter is fed to a second corresponding to the present invention: the main mechanism 1 8. ° ° source 1 4 k for phase lock The modulation of the loop, the modulation source 1 4 provides the frequency modulation directly to the summing mechanism 1 via the chemical structure 2 1 and provides the frequency 1 3 by means of a delta-sigma modulator 2 4. In particular, from Variable modulation source 14 output becomes a constant fraction of the displacement F of the adder 23 in the sum, and then fed to the head del ta sigma modulator 24, and then

第18頁Page 18

五、發明說明(16) 一具有可程式參考位移 更進一步加總輸出的數 de 1 ta-s i gma控制信號 比較圖5 之處在於提供 量化機構2 7 信號。該調變 以控制作用的 7回應一控制 號的量化作業 及I P a ,此 依據上文 (即H F分量 c 〇 )分配。 為了達到 表示如在Τ X 相同對齊控制 泵量化機構( 如果Κ ν c 〇 泵信號。此一 一絕對充電泵 中的分布無關 將於下文中說明該 及習知技 一調變振 之配置以 振賴量化 量化作業 輪入信號 。由本發 將於下文 中的說明 ),及從 上述的結 L〇(7 信號而藉 2 7 )去 超過,則 機構不只 電流去影 P的力U法器? ς 值钬猞俨Λ 加總该輪出值。此 了知入到分步員器 此 Μ鎖相迴路上提供第二為變 的結果,顯然地,圖5不门 知罝化機構2 ] η ± b不同 量化從充電泵5中矜出2 f充電果 機構2…回差 ,且同樣地,兮亡士 J 5虎K a 1 p a以控制作用力兮f化機構2 :的調變更正電路產c 中加以說明。 ° ^ κ a 下文將說明維持調變 迴路叙μ士丄 〜观項目 略動悲中去除V C〇增益(κ ν 果,同時經由量化機構(2 1 ) _ 中暫態頻率偏移的調變作用。, 由控制機構Ipa偏移所得到從 改變充電栗的電流。依據此方充/ 凋整以補償該F M偏移信號及二’、 導致更正該調變,而且主要難^電 響P L L的動態,且與在κ 單 c〇 PLL對齊控制電壓的方式:即設 五、發明說明(17) =旨在去除在P L L動態設定上的相關性。設計本發明使 #據傳送速率超過P L L的頻寬的例子,可以更有效率。 ,由,、建立南頻的相關性,在p L L頻寬上的效應動作減 且如果需要—長串的調變#,可以更快速地更正該 :關益:此將減少對於V c 0增益調整值所需要 構。位達到此結果,本菸明希饮土 卞钱 器鱼反h , 尽I明I王去涵盍任何配置南通濾波 向閘(reversals gate)的機以 並使用超過取樣(。versamp 心: L· I另M J 阿頻η谷σ」以相當精確地作用到Ρ 維持π =上,雖然只使用總調變輸入的一部份,因此 、、隹符调變調整的準確度。 固此 以下描述是說明圖(6 )中所示的本發明之較佳實施 Γίΐ相:Γ得調變的高頻内容可以相當精確地作用二 L l及相關器上,雖鈇口 π王〗ρ 各缺私、、 1厂/丨不的不贫明之較佳每从 的實習ί,術Jr;本發明也可以使用在其他。 ,控制信號K::明:㈡為了得到 工)(29)的-項輸入,用 頻分此;由,高通壚波器(31)可以除去調變: 相關機構中:ϊ ΐ可保證只有調變的高頻分量作用二 少。充電!輪出ΐ對於PLL的動態所產生的影C 項在微分器7 5 )表不P L L中之相位誤差。此輪 同時在迴路肉M )中岫分,以轉換為一頻率誤差, (2 9 ) $第:去除任何D C位移的功能。在乘法器且 用該微分器(;匕=由低通渡波器(2 8 )機構 2 7 )的輪出,以去除del ta_sig職( %、V. Description of the invention (16) A programmable reference displacement is further added to the total output number de 1 ta-s i gma control signal. The point of comparing FIG. 5 is to provide a quantization mechanism 2 7 signal. The modulation responds to the quantification operation of a control number and I P a with 7 of the control effect, which is allocated according to the above (ie, the H F component c). In order to achieve the same alignment control pump quantization mechanism (if κ ν c 〇 pump signal as shown in TX). The distribution of this absolute charge pump is irrelevant, which will be explained in the following. Relying on the quantization operation turn-in signal. This issue will be explained in the following), and from the above-mentioned end L0 (7 signal and borrow 2 7) to go beyond, then the mechanism not only current to affect the force of the P U instrument? The ς value 钬 猞 俨 Λ sums up the round value. It is known that the second phase change result is provided on the phase locked loop of the stepper. Obviously, FIG. 5 knows the mechanism 2] η ± b 2 quantized from the charge pump 5 f The charging mechanism 2 ... backlash is the same, and similarly, the control circuit of the dying man J 5 tiger Ka 1 pa to control the force is described in the modification of the positive circuit product c. ° ^ κ a The following will explain how to maintain the modulation loop, and to remove the VC0 gain (κ ν result from the observation of the project slightly, and at the same time, the modulation effect of the transient frequency offset through the quantization mechanism (2 1) _ The current obtained from changing the charging pump is obtained by the Ipa offset of the control mechanism. According to this square charge / decrease to compensate the FM offset signal and II ', leading to the correction of the modulation, and it is mainly difficult to tune the dynamics of the PLL The method of aligning the control voltage with a single PLL in κ: Set five. Invention description (17) = aims to remove the correlation on the dynamic setting of the PLL. The present invention is designed so that the data transmission rate exceeds the bandwidth of the PLL The example can be more efficient. By establishing the correlation of the south frequency, the effect action on the p LL bandwidth is reduced and if needed-a long string of modulation #, it can be corrected more quickly: Guan Yi: This will reduce the configuration required for the gain adjustment value of V c 0. When this result is reached, the smoker will save the money and save the money, and I will do whatever I can to configure the Nantong filter reverse gate. Machine and use oversampling (.versamp heart: L · I another MJ A frequency η valley σ ”is applied to P to maintain π = quite accurately, although only a part of the total modulation input is used, so the accuracy of the modulation adjustment of 隹 and 隹 is fixed. The following description is illustrative (6) The preferred implementation of the present invention shown in Γίΐphase: The modulated high-frequency content can be applied to the two L l and the correlator quite accurately. It is better not to be inferior to each other. It is also possible to use the invention in other applications. The control signal K :: Ming: ㈡ In order to get the work) (29) of the-term input, use frequency Divide this; therefore, the high-pass chirped wave filter (31) can remove the modulation: In the relevant mechanism: ϊ 保证 can ensure that only the high-frequency components of the modulation have less effect. Charging! The term in the differentiator 7 5) indicates the phase error in the PLL. This round divides points in the loop meat M) at the same time to convert to a frequency error, (2 9) $ th: removes any DC shift function. In the multiplier and use this differentiator (; d == by the low-pass ferrule (2 8) mechanism 2 7) to remove del ta_sig post (%,

第20頁 480843 丨五、發明說明(18) !Page 20 480843 丨 Fifth, the description of the invention (18)!

| )雜訊塑形時的產物。在相關器(2 0 )乘法器(2 9 ) I !之後,提供一閘(32),當任何的位元反轉存在時,關 | ! ! ί閉該閘。當出現位元重複時,此更易於受PLL動態的影 I j|) The product of noise shaping. After the correlator (2 0) and multiplier (2 9) I!, A gate (32) is provided. When any bit reversal exists, the gate is closed. When bit repetition occurs, this is more susceptible to PLL dynamics I j

響,因此閘打開以防止減少相關器的影響。可替換的,也 I 可以在3 3及3 4兩處定位該閘,圖中的這些方塊顯示如 點狀,以指示這些位置是可以選擇。而且,在調變器的輸 出處提供單一位元的延遲(3 5 )以辅助反向閘的定時。 依據何者是最方便,而將上列所有的功能以數位或類 比方式配置執行。相關器濾波器(3 0 )的輸出作用在, 例如,一對如圖7中所示的比較器(3 6 ,3 7 )中,該 比較器依據在相關器中誤差的方向,增加或減少計數器 (3 8 )。該計數器只是執行為本發明所使用的積分器的 一種方法,而且另一機構使用標準的類比或切換電容式積 分機構,選擇的依據為是否使用一矽區域或開始時間是否 為最佳。藉由一低解析度數位至類比轉換器(D A C ) 3 4,轉換該上/下(u p / d 〇 w η )計數器為一類比電壓。該 D A C提供調變更正信號K a予調變振輻量化機構(2 1 ),而且也提供充電泵更正信號Ip a予充電泵量化機構 (27)。控制信號的整個結果係調整作用在V C〇之調 變信號的振輻,使得V C〇的調變信號與d e 11 a - s i gma調 變器的調變信號在至相位偵測器的輸入處彼此相互抵銷。 從上文的說明中可以了解,本發明中整合多種習知技 |術架構以在一嶄新的架構中得到嶄新的結合。另外,除了 該新的組合外,本發明的架構併入兩項無法在此領域中的Ring, so the brake is opened to prevent reducing the effect of the correlator. Alternatively, the gate can be located at 3 3 and 3 4. The squares in the figure are displayed as dots to indicate that these positions are optional. Moreover, a single bit delay (35) is provided at the output of the modulator to assist the timing of the reverse gate. Depending on which is the most convenient, all functions listed above are configured and executed digitally or by analogy. The output of the correlator filter (30) acts on, for example, a pair of comparators (36, 37) as shown in FIG. 7, which increases or decreases according to the direction of the error in the correlator. Counter (3 8). This counter is only a method of implementing the integrator used in the present invention, and another mechanism uses a standard analog or switched capacitive integration mechanism, and the selection is based on whether a silicon region is used or whether the start time is optimal. Through a low-resolution digital-to-analog converter (D A C) 3 4, the up / down (u p / d o w η) counter is converted to an analog voltage. The D AC provides a modulation change positive signal Ka to the modulation vibration quantization mechanism (21), and also provides a charge pump correction signal Ip a to the charge pump quantization mechanism (27). The entire result of the control signal is to adjust the amplitude of the modulation signal applied to VC〇, so that the modulation signal of VC〇 and the modulation signal of the de 11 a-sigma modulator are at each other at the input to the phase detector. Offset each other. As can be understood from the above description, a variety of conventional techniques are integrated in the present invention to obtain a brand-new combination in a brand-new architecture. In addition, in addition to this new combination, the architecture of the present invention incorporates two items that cannot be found in this field.

第21頁 五、發明說明(19) 任何相關之習知技 i )使用頻率 術中得到之額外特徵。這二項特 關於第 到暫態的頻 測器的輸出 的數位通訊 限制範圍之 號是定義良 考慮第二項 的依附性。 此簡化分量 數(coe f f i 使用反 一項特 率誤差 項中去 系統, 内,而 好的振 特徵, 其除去 的選擇 c i en t s 而非相位誤差以驅動該更正]…· 向間(reversal gate)。力此,以及 徵,對相位偵測器的輸出項微 ’而非相位誤差。因此,可" 侍 除D C位移偏移。另一項優點:::: 號的頻率範圍必需維持在迫切: 非沒有限制的相位。因此 ^ 輻。其改良更正器運^ 5亥頻率誤差信 # ,二向間去除在έ亥調變之低頻分量上 在之BW迴路上的依附性運作,因 另外其將加速更% )H來、$ Μ = ^ 過程,因此儲存係 )。 要求減低至最小化( — 本發明的總結果為產生一發 動態架構,只有由充電栗電流架構,此電路的 定,這些數值實際上小於v c 〇的详=攻器數值分散去決 果整合該振盪器。所以,代表本發日二7分散’尤其是,如 且提供多項優點。 "匕改進了習知技術,Page 21 V. Description of the invention (19) Any related know-how i) Frequency of use Extra features obtained during the operation. These two items are related to the digital communication of the output of the transient to the frequency limiter. The number of the limited range is well-defined and the dependency of the second item is considered. This simplified component number (coe ffi uses the inverse term error rate term to remove the system, internal, and good vibration characteristics, the removal of the choice of ci en ts rather than the phase error to drive the correction] ... · reversal gate ). With this, and the sign, the output of the phase detector is small, not the phase error. Therefore, it can be used to remove the DC offset. Another advantage: The frequency range of the number must be maintained at: Urgent: There is no limit to the phase. Therefore ^ spoke. Its improved corrector operates ^ 5HAIfrequency error letter #, two-way removal of the dependence on the BW circuit on the low-frequency component of the tune modulation operation, because in addition It will speed up the process even more, so the storage system is). The requirements are reduced to a minimum (-the overall result of the present invention is to generate a dynamic architecture, only by the charging current architecture, the value of this circuit is determined, these values are actually less than vc. Oscillator. So, on the 7th of this day, it decentralizes' especially if it provides multiple advantages. &Quot; Dagger improves the conventional technology,

第22頁 480843 丨圖式簡單說明 ! 圖1為習知技術之升頻迴路架構圖; I 圖2為習知技術之雙點調變架構圖; ! 圖3為另一習知技術的架構,係用於補償VCO增益 |上的變動; | 圖4為另一包含Delta sigma調變器之習知技術的架 構; 圖5為依據本發明較佳實施例之發送器架構; 圖6為依據本發明較佳實施例之調變更正電路的方塊 圖;以及 圖7為依據本發明較佳實施例之調變更正電路另一部 份的方塊圖。 圖號說明: 1 參考振盪器 2 限輻器 3 分頻器 4 來源調變 5 充電泵 6 迴路渡波器 7 本地振盪器(TXL0 ) 1 3 分頻器 18 加總機構 2 0 相關器Page 22 480843 丨 The diagram is simply explained! Figure 1 is a diagram of the frequency-increasing loop architecture of the conventional technique; I Figure 2 is a diagram of the two-point modulation architecture of the conventional technique;! Figure 3 is the architecture of another conventional technique. It is used to compensate for changes in the gain of the VCO; | FIG. 4 is another conventional architecture including a delta sigma modulator; FIG. 5 is a transmitter architecture according to a preferred embodiment of the present invention; A block diagram of a modified positive circuit of a preferred embodiment of the invention; and FIG. 7 is a block diagram of another part of a modified positive circuit according to a preferred embodiment of the invention. Description of drawing number: 1 reference oscillator 2 limiter 3 frequency divider 4 source modulation 5 charge pump 6 loop wave converter 7 local oscillator (TXL0) 1 3 frequency divider 18 summing mechanism 2 0 correlator

第23頁 480843 圖式簡單說明 2 1 調變振輻量化機構 2 4 d e 11 a s i g m a 調變器 2 7 充電泵量化機構 2 9 乘法器 3 2 閘Page 23 480843 Simple illustration of the diagram 2 1 Modulation mechanism for modulation and vibration 2 4 d e 11 a s i g m a Modulator 2 7 Quantification mechanism for charge pump 2 9 Multiplier 3 2 Gate

Claims (1)

、申請專利範圍 1 ·::發:器電路機構,包括: 加總機ϋ相2^,,含配置相串聯的一相位该測器機構,- 此;頻器用i:=振盪器:且配置一可控制的分頻器, 芎的° 、’ μ堅控振盈器的輸出項回授到一相位偵測 為的輪入端;以及 丨只/只j 择 >:基頻調變源,配置此基頻調變源以產生對應該將傳 迗之資訊的調變信號; 竹得 號 性 忒發达器電路機構的特徵可藉由進一步之提供: 一調變相關電路機構,配置此機構以接收該調變信 且在该鎖相迴路中之該信號具有該殘餘調變之相關 因此,產生一個或一個以上的調變更正信號; 妈作:調變器機構,配置此機構以接收該調 文口乃)U &產生一dei ta —sigma控制信號;以及 :調變振H量化機構,I置此機構以接收調變信號及 用, 里化°亥凋k佗唬的振輻以作為回應之 其中將該量化的調變信號作用到在該加總 相迴路,以調變該壓控振盪器而產一 的、貞 號;以及 座生5周交的R F輸出信 該del ta-sigma控制信號係作用到該可 器,以控制在其中的該分割比,因工制的分頻 動作以實質上從將該相位谓測器之於 上制之分頻器 出信號中去除掉調變信號。 而的調變的R F輸 2 .如申請專利範圍第工項之發送 路機構,更包 申請專利範圍 六、 括一參考頻率漁 〜 ------------------------ 號,配置該相位佶置此參考頻率源以声4 頻率信號,:il測Γ幾構以在1二ίΐ:參考頻率信 參考頻率户味 相位誤差信號,夏t而接收該參考 及輪出之R F信號之〃中此信號係對應在 配 ▲置一 相 位 輸 出 的 R F 信 號 配 置 一 充 相 位 誤 差 之 回 應 4 • 如 中 請 括 配 置 一 充 電 泵 從 其 中 產 生 的 相 相 關 電 路 機 構 產 電 5 • 如 中 請 路 機 構 j 更 包, 誤 差 信 號 1 且 輪 作 為 該 機 構 的 輸 6 • 如 中 請 之 發 、、身 迗 器 電 路 機. 至 少 配 置 器 常 數 P 及 — 可 配 置 , 第 且 輸 出 該 結 果 至 ----_ 嗲相位二申請專利範圍第2項之;、目對的相位誤差。 該相位偵測器機構更包括: 之毛适器電路機構,其申 相位誤差價測機構以 " 的R F 6號的相對相位.、w苓考頻率信號及該 ;ί —充電粟以產生該相位;… 决差之回應。 就’作為該偵測的 ^如申睛專利範圍第3項之發的 置一充電泵量化機槿 uΧ 電路機構,更包 ,吝斗从 钱構以控制該充電泵,田以π 一·· 調變 送器 έ生的相位誤差信號,該 口此可 ^構產生的充«更正“。化機構對該 隱如:Ϊ專利範圍第2至4項中任何-項之發 更匕括配置一低通迴路瀘油吳.、、,_ 頊 或4項中任何 吨廿俄偁,以储孖一可程式化的參考乘法 一可程式化的分量頻率位移常數F · 且輸出U 一加法器’以加總該調變信號及該常數F, 〜、,、口果至該del ta sigma調變器;以及、 Application patent scope 1 · :: sender circuit mechanism, including: totalizer phase 2 ^, including one phase of the tester mechanism configured in series,-this; frequency i: = oscillator: and configuration one Controllable frequency divider, 芎 °, the output of the μ gain control oscillator is fed back to the round-in end of the phase detection action; and 丨 only / only j select >: the fundamental frequency modulation source, The baseband modulation source is configured to generate a modulation signal corresponding to the information to be transmitted. The characteristics of the circuit device of the bamboo gainer can be further provided by: a modulation related circuit mechanism, which is configured with this mechanism. In order to receive the modulation letter and the signal in the phase-locked loop has correlation with the residual modulation, therefore, one or more modulation change positive signals are generated; Master: a modulator mechanism, which is configured to receive the modulation文 文 口 口) U & generates a dei ta-sigma control signal; and: a modulation and H quantization mechanism, I set this mechanism to receive the modulation signal and use, to reduce the frequency In response, the quantized modulation signal is applied to the summing phase. Circuit, which is produced by modulating the voltage-controlled oscillator; and the RF output signal of the 5th week, the delta-sigma control signal is applied to the device to control the division ratio therein. Because of the frequency division action of the industrial system, the modulation signal is substantially removed from the signal output from the frequency divider of the phase pre-measurement device. The modulated RF output 2. If the sending mechanism of the patent application scope item, even the patent application scope 6, including a reference frequency fishing ~ ---------------- --------, configure this phase to set this reference frequency source to sound the 4 frequency signal :: il measure Γ structure in 1 2 ΐ: reference frequency signal reference frequency household phase error signal, Xia t In the case of receiving the reference and the round-out RF signal, this signal corresponds to the response of the phase error in the RF signal configured with a phase output. 4 • If included, please include a phase correlation generated by a charge pump. The circuit mechanism produces electricity 5 • If the road mechanism j is more packaged, the error signal 1 is used as the input of the mechanism 6 • If it is requested, the body circuit machine. At least the configurator constant P and — can be configured, First, and output the result to ----_ 嗲 Phase 2 of the scope of patent application for the second phase; Phase error of the target pair. The phase detector mechanism further includes: a hair adaptor circuit mechanism, which applies a phase error evaluation mechanism with a relative phase of "RF 6", a frequency signal of the Lingkao test, and the charging signal to generate the Phase;… a decisive response. As for the detection, as described in item 3 of the patent scope of Shenyan, a charge pump quantization machine is equipped with a uUX circuit mechanism, and it is more inclusive of the control of the charge pump from the money structure. Tian Yi π ··· Adjust the phase error signal generated by the transmitter, which can be used to construct the correction «correction». The chemical agency can hide the following: Ϊ any of the items 2 to 4 in the patent scope. Low-pass loop 泸 吴. ,,, _ 顼, or any of the 4 items, to store a programmable reference multiplication-programmable component frequency shift constant F and output U-adder ' To sum up the modulation signal and the constants F, ~ ,,, and fruit to the delta sigma modulator; and 第26頁 480843 丨六、申請專利範圍 配置一 該常數p的 ! 7 ·如 該調變相關 j 配置一 號,以給予 信號; 酉己置一 號,且濾波 配置一 調變信號, 配置控 生至少一調 8 ·如 該控制信號 主控制信號 9 ·如 該調變相關 酉己置一 從該基頻調 及 在該相 構,更進一 /從該基頻 第一加法器’以加總該d e 1 t a - s i g m a調變器 輸出給予該d e 11 a - s i g m a控制信號。 °及 申請專利範圍 電路機構更包括: 微分器,以接 一對應在該鎖 第1項之發送器電路機構,其中 高通渡 該調變 相關器 且輸出 制信號 變更正 申請專 產生機 〇 波器, 的信號 ’以接 一主控 產生機 信號, 利範圍 構也產 收ό亥相位§吳差信號,且微分兮 相迴路中的殘餘調變之頻率2 ‘ 以接收從該基頻調變源的調 ,而去除任何的低頻分量; σ 收該頻率偏移信?虎,及該滹 制信號;以及 % @ 構,以接收該主控制信號, 以作為回應。 屋 J 7項之發送器電路機構 生該充電泵更正作缺 ^ T "唬,以回應該 申睛專利範圍第7項之發送器蕾 電路機構更包括: ^ 延遲機構,以在饋入該高通濾 變源輪出的該調變信號產生—仇 路機構,其中 益之前,使得 元的延遲;以 關為及該控制信號產生機構之 步配置該開關機構,使得可以二=置一開關機 調變源輪出的反向信號,其中::#作而回應田4反向信號指Page 26 480843 丨 Six, the scope of the patent application is configured with a constant p! 7 · If the modulation related j is configured with a number one to give a signal; set the number one, and the filter is configured with a modulation signal and configured with a control generator. At least one key 8 · If the control signal is the main control signal 9 · If the modulation is related, set the base frequency to the base frequency and the phase structure, and further advance / from the base frequency to the first adder 'to add the The de 1 ta-sigma modulator output gives the de 11 a-sigma control signal. ° and the scope of the patent application circuit mechanism further includes: a differentiator to connect a transmitter circuit mechanism corresponding to the first item of the lock, in which the modulation correlator and the output signal change are being applied for a special generator. The signal of ′ is connected to a main control generator signal, and the Liquang structure also generates a phase difference signal and a differential modulation frequency of the residual modulation in the phase loop 2 ′ to receive the modulation source from the fundamental frequency. Σ to remove any low-frequency components; σ receives the frequency offset signal, and the control signal; and% @ structure to receive the main control signal as a response. The transmitter circuit mechanism of the 7th item of the housing J corrects the lack of the charge pump. ^ T " In response to the patent application, the transmitter circuit mechanism of the 7th item of the patent scope includes: ^ a delay mechanism to feed in the The modulation signal generated by the high-pass filter source is generated—the hatred mechanism, which delays the yuan before gaining; the switch mechanism is configured with the step of the control signal generating mechanism, so that two = one switch can be set The reverse signal from the modulation source turns out, where: # 作 而 回 田 4 Reverse signal refers to 第27頁 480843 、申請專利範圍 、…----------------------- 已發生一位元的重複時,則打開該開關& 向彳§號指示已發生一位元的反向時,則構’而當該反 1 0 ·如申請專利範圍第7項之發^ ^違開關機構。 中該調變相關電路更包括配置一延遲機=為電路機構,其 通濾波器之前,使得從該基頻調變源機 以在饋入該高 產生一位元的延遲; 輪出的調變信號 在該相位偵測器機構及該微分哭 構; 間酉己置第—開關機 在該延遲機構的輸出端及該高通。 配置第二開關機構; ’思波器的輪入端之間 其中更進一步配置第一及第二 從該基頻調變源輪出的一反向信號,二幾構運作,而回應 示已經發生一位元的重複時,則打4 ς 〃中當該反向信號指 丨構,而當該反向信號指示已經發二〜第一及第二開關機 閉該開關機構。 位元的反向時,則關 1 1 ·如申請專利範圍第 ,電路機構,其中該調變相關命 0項中任—項之發送 器、’在:f微分器的輸出端及該:幾構更包括-低通濾波 通濾波器,而對低通濾波哭的輪入端之間配置低 12 ·如申請專利範該頻率偏移信號。 其中該调變相關電路包括配1 項之發送器電路機構, ξ號產生機構的輪入端 :第二低通濾波器於該 '^申睛專利範圍第7 金。 对低通遽波產生該主控制: 〇項中任一項之發送Page 27 480843, the scope of patent application, ...----------------------- When a one-digit repetition has occurred, turn on the switch & The § number indicates that a one-digit reversal has occurred, and it constitutes a '10'. When the reversal is in accordance with item 7 of the scope of patent application ^ ^ violation of the switch mechanism. The modulation-related circuit further includes a delay machine = a circuit mechanism, which passes the filter before the base frequency to modulate the source machine to generate a one-bit delay at the high feed; modulation in turn The signal is placed between the phase detector mechanism and the differential structure; the first switch is switched on and off at the output of the delay mechanism and the high pass. A second switching mechanism is configured; a reverse signal of the first and second rounds of the fundamental frequency modulation source is further arranged between the round-in ends of the wave generator, and the two-channel structure operates, and the response indicates that it has occurred When the bit is repeated, the reverse signal is set to 4 信号 构 when the reverse signal indicates the structure, and when the reverse signal indicates that the first and second switching mechanisms have been issued, the switching mechanism is closed. When the bit is reversed, it is closed 1 1 · If the scope of the patent application is the first, the circuit mechanism, in which the modulation-related command is any of the 0-term transmitter, the output of the ':: f differentiator, and the: The structure further includes a low-pass filtering pass filter, and a low 12 is arranged between the round-in ends of the low-pass filtering. The frequency offset signal is as claimed in the patent application. The modulation related circuit includes a transmitter circuit mechanism equipped with one item, and a round-in end of the ξ generating mechanism: the second low-pass filter is the seventh gold in the patent application scope. Generate this master control for low-pass chirp: Send any one of 〇 480843 六、申請專利範圍 器電路機構,其中該 配置一第一比較 當該主控制信 a ,且 果信號 酉己 a ,而 結果信 配號,而 酉己 計數器 其1 其中從1 其中該 分別為1 9、或 器電路1 信號的 機構, 分頻器 ,制信號產生機構包括: ^,以比較該主控制信號鱼 就大於時,則輸出 參考值 第 置一第 且當該 號; 置一計數器, 增加該計數器 置一數位類比 類比信 D A C 結 之值的 中從該 4 ·如 該D A 5 ·如 高通濾 一數位 6 ·如 1 0項 機構提 7—— 方法, 一加總 ’將該 二比較器,、 主控制信择=比較該主控制信號與該 魂小於(1 )日寺,則輪出 滅J s亥計數器以回應該第—妹 轅2回應該第二結果信號;= Ξ換器(DAC),以產生- =類比輪出中得到該調 利範:第Ϊ Ϊ電泵更正信號。 該低、南ί 1 2項之發送器電路 或士 Ϊ〉慮波器,及該第二低通 或刀換電容濾波器中的任何— 範圍第 1、2、3、4、7 一項之發送器電路機構,其中 位調變輪出。 鎖相迴路中用於產生一調變R 迴路包含配置相串聯的一相位 及壓控振盛器,且配置一可 盈器的輸出回授到該相位偵測 申請專 c的輸 申請專 波器, ,類比 申請專 中任何 供一相 種在一 該鎖相 機構, 壓控振 參考值 一第二 果信 及 表示該 说 ° 機構, 機携:, 濾波器 項。 、8、 垓發送 F輪出 谓剛器 控制& 480843 丨六、申請專利範圍 | 入端,該方法包含下列步驟: I 產生一對應將傳送之資訊的調變信號,其特徵為更 I包括下列步驟: I 從在一 d e 11 a - s i g m a調變器中的調變信號產生一 ! d e 11 a - s i g m a控制信號; 應用該調變信號至該加總機構中,以調變該壓控振盪 器,而產生該調變R F輸出信號,作為該振盪器的輸出; 應用該d e 11 a - s i g m a控制信號至該可控制的分頻器, 因此控制在其中之該頻率分割比; 依據該分頻器的頻率分割比,對於在可控制分頻器中 的調變R F輸出信號進行頻率分割; 建立該鎖相迴路中之殘餘調變與該調變信號數位的相 關性,使用該相關的結果以產生一調變更正信號;以及 將作用到該加總機構的調變信號予以量化,以回應該 調變更正信號; 其中該頻率分割的步驟實際上是在至相位偵測器的輸 入端,從該R F輸出信號去除該調變。480843 VI. Patent application scope circuit mechanism, where the configuration is a first comparison when the main control signal a, and the result signal is a, and the result is assigned a number, and the self-counter is 1 where 1 is 1 and which are respectively 19, OR circuit 1 signal mechanism, frequency divider, signal generation mechanism includes: ^, to compare the main control signal when the fish is greater than, the output reference value is set first and when the number; set a counter Increase the counter to set a value of the digital analog analog signal DAC junction from the 4 · such as the DA 5 · such as high-pass filtering a digital 6 · such as the 10-item mention 7——methods, one summing the two Comparator ,, main control signal selection = compare the main control signal with the soul less than (1) Risi, then turn off the J s Hai counter to respond to the first-second time to respond to the second result signal; = change (DAC) to generate the-= analog analog output in order to obtain this tuning range: the Ϊ Ϊ electric pump correction signal. The transmitter circuit or driver of the low and south 12 items, and the wave filter, and any of the second low-pass or knife-switched capacitor filter — range of items 1, 2, 3, 4, and 7 Transmitter circuit mechanism in which the bit modulation is turned out. The phase-locked loop for generating a modulated R loop includes a phase and voltage-controlled vibrator configured in series, and an output of an attenuator is fed back to the output application special wave of the phase detection application c. The analog application for any phase in a phase-locking mechanism, the reference value of the voltage-controlled vibration is a second result, and the said mechanism, machine :, filter item. 8, 8, 垓 send F-wheel out of the control device 480843 丨 6, the scope of patent application | In the end, the method includes the following steps: I generate a modulation signal corresponding to the information to be transmitted, its characteristics are more I include The following steps: I generates a de 11 a-sigma control signal from a modulation signal in a de 11 a-sigma modulator; applies the modulation signal to the summing mechanism to modulate the voltage-controlled oscillation And generates the modulated RF output signal as an output of the oscillator; applies the de 11 a-sigma control signal to the controllable frequency divider, and thus controls the frequency division ratio therein; according to the frequency division The frequency division ratio of the modulator performs frequency division on the modulated RF output signal in the controllable frequency divider; establishes the correlation between the residual modulation in the phase-locked loop and the digital of the modulation signal, and uses the correlation result to Generating a modulation change positive signal; and quantizing the modulation signal acting on the summing mechanism in response to the modulation change positive signal; wherein the step of frequency division is actually in the phase to phase The input of the bit detector removes the modulation from the RF output signal. 第30頁Page 30
TW89120853A 2000-11-16 2000-11-16 Radio transmitter architecture TW480843B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW89120853A TW480843B (en) 2000-11-16 2000-11-16 Radio transmitter architecture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW89120853A TW480843B (en) 2000-11-16 2000-11-16 Radio transmitter architecture

Publications (1)

Publication Number Publication Date
TW480843B true TW480843B (en) 2002-03-21

Family

ID=21661462

Family Applications (1)

Application Number Title Priority Date Filing Date
TW89120853A TW480843B (en) 2000-11-16 2000-11-16 Radio transmitter architecture

Country Status (1)

Country Link
TW (1) TW480843B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI685785B (en) * 2018-12-24 2020-02-21 旺宏電子股份有限公司 Memory storage device and operation method thereof for implementing inner product operatioin

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI685785B (en) * 2018-12-24 2020-02-21 旺宏電子股份有限公司 Memory storage device and operation method thereof for implementing inner product operatioin

Similar Documents

Publication Publication Date Title
US7120396B2 (en) Radio transmitter architecture comprising a PLL and a delta-sigma modulator
US6047029A (en) Post-filtered delta sigma for controlling a phase locked loop modulator
US7276978B2 (en) Phase locked loop comprising a sigma-delta modulator
AU746122B2 (en) Sigma delta modulator-controlled phase-locked-loop circuit and associated method
CA2281522C (en) Delta-sigma based two-point angle modulation scheme
US7899422B1 (en) Sigma delta modulated phase lock loop with phase interpolation
US20100135368A1 (en) Upsampling/interpolation and time alignment mechanism utilizing injection of high frequency noise
US6011815A (en) Compensated ΔΣ controlled phase locked loop modulator
US8583060B2 (en) Polar modulator and method for generating a polar modulated signal
US20090207941A1 (en) Delay-Based Modulation of RF Communications Signals
JP2002541707A (en) Method and apparatus for reducing oscillator noise by noise feedforward
JPH05347642A (en) Frequency and phase modulator for digital modulation or digital transmission
US6420940B1 (en) Transmitter with a phase modulator and a phase locked loop
JP2005287022A (en) Phase locked loop and phase correction method for oscillator capable of controlling frequency
US20050197073A1 (en) Fractional frequency synthesizer
TW480843B (en) Radio transmitter architecture
US6961400B1 (en) Automatic frequency correction apparatus and method of operation
US7894545B1 (en) Time alignment of polar transmitter
US7231196B2 (en) Method and apparatus for fractional-N synthesis
CN102545886B (en) Gaussian frequency shift keying (GFSK) modulator, GFSK modulation method and transmitter
JP2537934B2 (en) Modulator
RU2280945C1 (en) Frequency- or phase-modulated frequency synthesizer
Perez et al. A contribution to DECT in frequency synthesis and modulation using DDS
Li et al. A wideband modulated frequency synthesizer for enhanced Bluetooth applications
KR20150061387A (en) Apparatus and method for frequency synthesizing

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees