TW478158B - Silicon oxide film forming method and manufacturing method of thin-film transistor - Google Patents

Silicon oxide film forming method and manufacturing method of thin-film transistor Download PDF

Info

Publication number
TW478158B
TW478158B TW88121761A TW88121761A TW478158B TW 478158 B TW478158 B TW 478158B TW 88121761 A TW88121761 A TW 88121761A TW 88121761 A TW88121761 A TW 88121761A TW 478158 B TW478158 B TW 478158B
Authority
TW
Taiwan
Prior art keywords
electrode
frequency
patent application
scope
item
Prior art date
Application number
TW88121761A
Other languages
Chinese (zh)
Inventor
Kwang-Nam Kim
Gee-Sung Chae
Original Assignee
Lg Philips Lcd Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lg Philips Lcd Co Ltd filed Critical Lg Philips Lcd Co Ltd
Priority to TW88121761A priority Critical patent/TW478158B/en
Application granted granted Critical
Publication of TW478158B publication Critical patent/TW478158B/en

Links

Abstract

The present invention provides a silicon oxide film forming method for the use of both gate insulating film and interlayer insulating film, which provides good insulation, voltage resistance and step coverage to increase the yield rate of TFT, make the handing process easy and reduce the cost. The present invention comprises a high frequency electrode 3, a base electrode 6, match boxes 9 and 17 for integrating each electrode and impedance between electrodes. Dual frequency plasma CVD device 1 is adopted, wherein a certain electrode 20a (a fine-tuning capacitor 20 to form the match box 9 at the high frequency electrode terminal) is a high frequency electrode 3. The base electrode 6 carries the substrate to be processed. A high frequency power is applied to the high frequency electrode 3 and base electrode 6, respectively, at the same time, and SiH4 and N2O are mixed and used as the main reaction gas to generate plasma and further form silicon oxide film on the processed substrate 5.

Description

478158 A7 B7 曰 補充 經濟部智慧財產局員工消費合作社印製 五、發明説明() 【發明領域】 本發明為有關矽氧化膜之成膜方法及薄膜電 晶體製造方法,適用於薄膜電晶體(Thin Film Transistor,以下簡稱tft )的閘道絕緣膜及層間絕 緣膜,是一種絕佳的梦氧化膜之成膜方法。 【習用技術】 液晶顯示器是一種廣為大眾使用的輕薄短巧 型顯示裝置。扭曲絲狀(TN : Twisted Nematic)模 式(mode)的主動矩陣型(active matrix)液晶顯 示器是一種驅動電壓低、消耗電力少、對比高的高 晝質顯示裝置。主動矩陣型的液晶顯示器中,包圍 液晶層的一組基板中,其中之一為具有驅動像素轉 換元件的主動矩陣基板。 第十三圖為一主動矩陣基板的轉換元件TFT, 屬於上閘道(top gate )結構的TFT。如第十三圖 所示,TFT50在透明基板51上裝有島狀(island) 的半導體主動膜52,透明基板51上有層間絕緣膜 53蓋住半導體主動膜52。層間絕緣膜53上有觸孔 (contact hole) 54、55,透過觸孔 54、55,分別 請 先 閲 讀 背 意- 事 項 再 裝 頁 訂 線 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公楚) 478158 千“月478158 A7 B7 is printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs. 5. Description of the Invention (Field of Invention) The present invention relates to a method for forming a silicon oxide film and a method for manufacturing a thin film transistor, and is applicable to thin film transistors (Thin The film insulation film (hereinafter referred to as tft) of the gate insulation film and the interlayer insulation film is an excellent method for forming a dream oxide film. [Conventional Technology] The liquid crystal display is a light, thin, and short display device widely used by the general public. Twisted Nematic (TN) mode active matrix liquid crystal display is a high-quality display device with low driving voltage, low power consumption, and high contrast. In an active matrix type liquid crystal display, one of a group of substrates surrounding a liquid crystal layer is an active matrix substrate having a driving pixel conversion element. The thirteenth figure is a conversion element TFT of an active matrix substrate, which belongs to a TFT having a top gate structure. As shown in the thirteenth figure, the TFT 50 has an island-shaped semiconductor active film 52 on a transparent substrate 51, and an interlayer insulating film 53 covers the semiconductor active film 52 on the transparent substrate 51. There are contact holes 54 and 55 on the interlayer insulation film 53. Through the contact holes 54 and 55, please read the remarks-matters and then bind the page. The paper size applies the Chinese National Standard (CNS) A4 specification (210X297). Gongchu) 478158 thousand "months

五、發明説明() 一—…τ、丨丨丨丨.— 經濟部智慧財產局員工消費合作社印製 有和半導體主動膜52連接的源極(so贿)56和 沒極(_)57。層間絕緣膜53上有_膜58 覆蓋住源極56和沒極57。鈍化_上有觸孔外 透過觸孔59,姊_57連接的像素電極60。 半導體主動膜52上有源極區61、沒極區& 源極區61和汲極區62之間的通道Uhannd)產生 部63。源極區61和源極56連接,没極區Q和沒 極57連接。半導體主動膜52的通道產生部63上 有閘道絕緣膜64,閘道絕緣膜64上有閑道電極仏 在第十三圖TFT5〇的結構中,一般而言,半導 體主動膜52是由非晶體石夕(a_Si)或多結晶# (poly-Si)構成。源極56、沒極57和問道電極& 由導電性金屬材料構成。像素電極60由氧化銦錫 (Indium Tin Oxide,以下簡稱IT〇 )等透明導電膜 構成。閘道絕緣膜64和層間絕緣膜53等絕緣膜由 矽氧化膜(Si〇2膜)構成。丁打5〇根據電壓施加在 閘道電極65上時的電場作用,控制被通道產生部 63所誘導的電荷’開啟或關閉源極/没極之間所流 動的電流。 本紙張尺度適用中準(CNS ) A4規格(210X 297^·釐 (請先閱讀背面之注意事項再 •裝· 、-ιτ -線 478158 A7 B7 修正補充 經濟部智慧財產局員工消費合作社印製 五、發明説明() 【欲解決的課題】 如上所述,TFT需有閘道絕緣膜和層間絕緣膜 等絕緣膜。簡單地說,雖然同為絕緣膜,但閘道絕 緣膜和層間絕緣膜的性能不同。閘道絕緣膜是影響 TFT電氣特性(例如臨限值電壓)最重要的因素。 即使採用厚度較薄的絕緣膜當做閘道絕緣膜的材 料,仍需符合特性穩定、絕緣耐壓良好的要求。相 對於此,層間絕緣膜介於不同的雙層導電層之間, 其功用是維持這些導電膜間的絕緣效果。由第十三 圖可得知,層間絕緣膜是順著閘道電極或半導體主 動膜的層距形成,因此,層間絕緣膜的梯階覆蓋 (step coverage)差,而且層距的絕緣财壓低。故 層間絕緣膜需符合梯階覆蓋良好、層距絕緣耐壓高 的要求。 習知經常當做絕緣膜材料使用的矽氧化膜都 是以電漿(plasma)化學汽相沉積法(chemical vapor deposition以下稱CVD)製成,其原料氣體則是使 用四乙基氧石夕酸鹽(Tetra Ethyl Ortho Silicate)。 由於四乙基氧矽酸鹽矽氧化膜的梯階覆蓋佳,相當 適合層間絕緣膜,但缺點則為成膜速度慢及絕緣耐 (請先閱讀背面之注意事項再本頁) -裝 、\吕 線 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 478158 A7 B7 副曰It 經濟部智慧財產局員工消費合作社印製 五、發明説明() 壓低,對閘道絕緣膜並不適合。四乙基氧矽酸鹽在 常溫下為液體狀,氣化後用於CVD,處理相當困 難,而且成本很高。 另外一種以混合矽曱烷(SiH4 )及氧化亞氮 (N20)為原料氣體的電漿CVD法也廣為大家所 熟知。不過,以這種電漿CVD法所形成的石夕氧化 膜梯階覆蓋差,在某些情況下,層距部位的膜會有 龜裂的情形發生,適用於閘道絕緣膜,但不適合層 間絕緣膜。 構成TFT的絕緣膜會因閘道絕緣膜和層間絕緣 膜的用途,而有不同的性能要求。不同的用途需使 用不同的絕緣膜原料。由於不同的製程使用不同的 原料氣體,因此處理程序的彈性相對縮小,產能因 而下降。故不論閘道絕緣膜和層間絕緣膜的用途為 何,皆可使用以電漿CVD法(原料氣體相同)形 成的矽氧化膜,提供一種可讓製程更為合理的矽氧 化膜。 本發明目的即在於解決上述問題,提供一種絕 (請先閱讀背面之注意事項再HR本頁) •裝· 、11 線 本紙張又度適用中國國家標準(CNS ) A4規格(210X297公釐)V. Explanation of the invention (1) — —τ, 丨 丨 丨 丨 .— Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs, there are a source (so bribe) 56 and a pole (_) 57 connected to the semiconductor active film 52. The interlayer insulating film 53 has a film 58 covering the source electrode 56 and the non-electrode 57. There are contact holes on the passivation. The pixel electrodes 60 are connected through the contact holes 59 and 57. The channel (Uhannd) generating portion 63 between the source region 61, the non-polar region & the source region 61 and the drain region 62 on the semiconductor active film 52. The source region 61 and the source 56 are connected, and the non-electrode region Q and the non-electrode 57 are connected. In the channel generating portion 63 of the semiconductor active film 52, a gate insulating film 64 is provided, and a gate electrode is provided on the gate insulating film 64. In the structure of the TFT50 in the thirteenth figure, in general, the semiconductor active film 52 is made of an amorphous material. Shi Xi (a_Si) or polycrystalline # (poly-Si). The source electrode 56, the non-electrode 57 and the interrogation electrode & are made of a conductive metal material. The pixel electrode 60 is made of a transparent conductive film such as indium tin oxide (hereinafter referred to as IT0). Insulating films such as the gate insulating film 64 and the interlayer insulating film 53 are composed of a silicon oxide film (Si02 film). Ding 50 controls the electric current flowing between the source / inverter by turning on or off the electric charge induced by the channel generating portion 63 according to the electric field effect when the voltage is applied to the gate electrode 65. This paper size applies to the standard (CNS) A4 specifications (210X 297 ^ · centimeters (please read the precautions on the back before loading), -ιτ -line 478158 A7 B7 amended to supplement the printing of the employee's consumer cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs Explanation of the invention () [Problems to be solved] As mentioned above, the TFT needs an insulating film such as a gate insulating film and an interlayer insulating film. In short, although the gate insulating film and the interlayer insulating film are both the same, The performance is different. The gate insulation film is the most important factor affecting the electrical characteristics of the TFT (such as the threshold voltage). Even if a thin insulation film is used as the material of the gate insulation film, it still needs to meet the stable characteristics and good insulation withstand voltage. In contrast, the interlayer insulation film is located between different two-layer conductive layers, and its function is to maintain the insulation effect between these conductive films. As can be seen from the thirteenth figure, the interlayer insulation film is along the gateway. The layer distance of the electrode or semiconductor active film is formed. Therefore, the step coverage of the interlayer insulating film is poor, and the insulation financial pressure of the layer distance is low. Therefore, the interlayer insulating film must meet the good step coverage. Good, layer-to-layer insulation and high voltage resistance requirements. Silicon oxide films that are often used as insulating film materials are made by plasma chemical vapor deposition (hereinafter referred to as CVD), and the raw material gas is Tetra Ethyl Ortho Silicate is used. Due to the good step coverage of the tetraethyl oxysilicate film, it is quite suitable for interlayer insulation films, but the disadvantages are the slow film formation speed and Insulation resistance (please read the precautions on the back first, then this page)-The paper size of this paper is applicable to China National Standard (CNS) A4 specification (210X297 mm) 478158 A7 B7 Vice-It Cooperative printed 5. Description of the invention () Low pressure, not suitable for the gate insulation film. Tetraethyloxysilicate is liquid at normal temperature, and is used for CVD after gasification, which is quite difficult to handle and costly. A plasma CVD method using a mixture of silicon sulfoxide (SiH4) and nitrous oxide (N20) as raw materials is also widely known. However, the step coverage of the stone oxide film formed by this plasma CVD method difference, In some cases, the film at the layer distance may be cracked, which is suitable for the gate insulation film, but not suitable for the interlayer insulation film. The insulating film constituting the TFT may be used for the purpose of the gate insulation film and the interlayer insulation film. There are different performance requirements. Different applications require different raw materials for the insulation film. Because different raw materials are used for different processes, the flexibility of the processing procedure is relatively reduced, and the productivity is reduced. Therefore, regardless of the gate insulation film and the interlayer insulation film, For any application, a silicon oxide film formed by a plasma CVD method (same raw material gas) can be used to provide a silicon oxide film that can make the process more reasonable. The purpose of the present invention is to solve the above problems and provide an absolute (please read the precautions on the back before HR this page). ···· 11-line This paper is also applicable to China National Standard (CNS) A4 specification (210X297 mm)

羥濟部智慧財產局員工消費合作社印製 五、纟發明説明Γ ) 理ί壓和梯階覆蓋俱佳、能夠提昇TFT良率、處 此方式簡單、成本低,且閘道絕緣膜和層間絕緣膜 白可使用的矽氧化膜之成膜方法。 【解決課題之手段】 為達上述目的,本發日特氧倾之成膜方法的 成70件有·第1高頻電源、高頻電極、高頻電極 匹配器、第2高頻電源、基座(suscept〇r)電極、 座電極端匹配器。高頻電極與第工高頻電源連 言。高頻電極端匹配器備有可整合第i高頻電源和 頰電極之間阻抗的整合迴路。基座電極和高頻電 =處於相對位置,和第2高頻電源連接,支撐著被 2理基板。基座電極端匹配器備有整合迴路,可整 s第2向頻電源和基座電極之間的阻抗。矽氧化膜 之成膜方法採用雙頻激勵型電漿CVD裝置,高頻 電極端匹配器的整合迴路中,形成至少一個微調電 合裔的兩種電極中,其中一種電極為高頻電極。基 座電極上載置著被處理基板,分別對高頻電極和基 座電極施加高頻電力,以反應氣體(與矽甲烷、氧 化亞氮的混合氣體流量比為10%到50%)使其產生 本紙^^適财關$?7^774^ (210X^97公釐 請 閲》 讀 背- 教: % ♦ # 裝 訂 線 478158 A7 B7Printed by the Consumer Cooperative of Intellectual Property Bureau of the Ministry of Hydropower of the People's Republic of China. 5. Description of the invention Γ) Excellent pressure and step coverage, can improve the TFT yield, simple in this way, low cost, and gateway insulation film and interlayer insulation Film formation method for silicon oxide film. [Means for solving problems] In order to achieve the above-mentioned purpose, 70 pieces of the film forming method of the special oxygen tilt of the present day include the first high-frequency power source, high-frequency electrode, high-frequency electrode matcher, second high-frequency power source, and Susceptor electrode, susceptor terminal matching device. The high-frequency electrode is connected to the high-frequency power source. The high-frequency electrode terminal matcher is provided with an integrated circuit that can integrate the impedance between the i-th high-frequency power source and the cheek electrode. The base electrode and high-frequency power are in a relative position and are connected to a second high-frequency power source to support the substrate. The base electrode terminal matcher is provided with an integrated circuit, which can adjust the impedance between the second frequency source and the base electrode. The method for forming the silicon oxide film uses a dual-frequency excitation type plasma CVD device. In the integrated circuit of the high-frequency electrode terminal matcher, at least one of two types of fine-tuned electrodes is formed. One of the electrodes is a high-frequency electrode. A substrate to be processed is placed on the base electrode, and high-frequency power is applied to the high-frequency electrode and the base electrode, respectively, to generate a reaction gas (a mixed gas flow rate of 10% to 50% with silicon methane and nitrous oxide). This paper ^^ Suitable fortune $? 7 ^ 774 ^ (210X ^ 97mm please read) Read Back-Teach:% ♦ # Binding line 478158 A7 B7

補充 五、發明説明() 電漿,進而在被處理基板上形成矽氧化膜。 習用一般電漿CVD裝置在反應室(chamber) 内配置有放置著被處理基板的基座,其相對位置則 配置著電極,對電極施以高頻電力,同時引進反應 氣體,使其產生電漿。相對於此結構,本創作除了 原來的電極外,還將放置著被處理基板的基座也予 以電極化,讓偏壓(bias)也可以施加到被處理基 板上。亦即本發明是一種雙頻激勵型電漿CVD裝 置。再者’第1向頻電源和南頻電極之間’以及弟 2南頻電源和基座電極之間所裝入的兩個匹配為 中,如果同時使用微調電容器的某一電極和高頻電 極(位於高頻電極端匹配器的整合迴路上),電力 的耗損就會減低,能源使用效率提高,成膜速度加 快且品質佳。 (請先閱讀背面之注意事項再本頁) -裝· 、1Τ 線 經濟部智慧財產局員工消費合作社印製 本發明使用備有匹配器的雙頻激勵型電漿 CVD裝置,並以矽甲烷和氧化亞氮為主反應氣體, 一面讓氣體的流量比等成膜條件產生種種變化,一 面進行矽氧化膜的成膜。對雙頻激勵型電漿CVD 裝置而言,若石夕甲烧和氧化亞氮的混合氣體流量比 本紙張尺度適用中國國家標準(CNS ) A4規格(2ΐ〇χ29^公釐) 478158 A7 B7 ,修正補充 五、發明説明() 介於10%到50%之間,則相較於爾來的四乙基氧矽 酸鹽矽氧化膜,即使是梯階覆蓋較差的N20/SiH4 矽氧化膜,所形成的矽氧化膜品質也和四乙基氧矽 酸鹽矽氧化膜一樣好。 反應氣體中,矽甲烷和氧化亞氮的流量比最 好設定在10以上。針對石夕甲烧和氧化亞氮的流量 比進行多次實驗的結果,若將流量比設定在10以 上,其化學流量邏輯砍氧化膜結構(stoichiometric 結構)可由測量浙射係數來確定,而且所形成的矽 氧化膜成膜速度相當快。故可提昇梯階覆蓋。再 者,若將流量比設定在10以上,也可以提昇絕緣 耐壓。下文中將會針對實際的結果做詳細說明。 將含有10%到50%的矽曱烷和氧化亞氮當做主 反應氣體,其它添加氣體有氦、氫、氤、氧、氬、 氮中的任何一種或混合氣體。這些氣體對主反應氣 體的反應具有輔助作用。例如,氦、氙或氫的離子 化能量大,具有加速反應、提昇電漿穩定性的效 果。氧的作用為補充成膜中的氧離子量。氬、氮的 作用在於加速主反應氣體所產生的離子運動能 (請先閱讀背面之注^-事項^^^^本頁) -裝- 線 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公釐) 478158 A7 B7 ,修正補充 五、發明説明() 量,讓反應加速進行。 雙頻激勵型電漿CVD裝置中,施加在高頻電 極上的高頻電力頻率最好介於13.56MHz到 100MHz的範圍間。若施加在高頻電極上的高頻電 力頻率小於13.56MHz,高頻電極和電漿間的電位 差會加大,且高頻電極容易受到破壞,以致於無法 發揮作用。另一方面,施加在基座電極上的高頻電 力頻率最好介於50kHz到1·6ΜΗζ的範圍間。若施 加在基座電極上的南頻電力頻率小於50kHz ’和南 頻電極一樣’基座電極容易文到破壞。若超過 1.6MHz,與高頻電極之間就不容易產生放電,導 致能源使用效率下降,無法發揮作用。 本發明使用雙頻激勵型電漿CVD裝置,成膜 速度快,所形成的矽氧化膜品質優良。雙頻激勵型 電漿CVD裝置的高頻電極端匹配器,其外殼側壁 和供電線呈非平行狀。外殼側壁由具有供電線和整 合迴路的導電體構成。供電線將第1高頻電源送出 的高頻電力經由整合迴路送到高頻電極。 本紙張尺度適用中國國家標準(CNS ) A4規格(210X2夫公釐) (請先閲讀背面之注意事項再 裝 訂 經濟部智慧財產局員工消.費合作社印製 478158 A7 B7Supplement V. Description of the invention () Plasma, and then a silicon oxide film is formed on the substrate to be processed. A conventional general plasma CVD apparatus is provided with a pedestal on which a substrate to be processed is placed in a chamber, and electrodes are arranged at opposite positions, and high-frequency power is applied to the electrodes, and a reactive gas is introduced to generate a plasma. . In contrast to this structure, in addition to the original electrodes, the base on which the substrate to be processed is placed is also electrodeized, so that a bias voltage can be applied to the substrate to be processed. That is, the present invention is a dual-frequency excitation type plasma CVD device. In addition, the two matches installed between the "first frequency source and the south frequency electrode" and the second frequency between the south frequency power source and the base electrode are medium. If one electrode and the high frequency electrode of the trimmer capacitor are used at the same time, (Located on the integrated circuit of the high-frequency electrode terminal matcher), the power consumption will be reduced, the energy efficiency will be improved, the film formation speed will be faster, and the quality will be better. (Please read the precautions on the back first, and then this page)-Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs of 1T Printed the present invention using a dual-frequency excitation type plasma CVD device equipped with a matching device, and Nitrous oxide is the main reaction gas, and the silicon oxide film is formed while changing the gas flow rate and other film forming conditions. For a dual-frequency excitation plasma CVD device, the flow rate of the mixed gas of Shi Xiejia and Nitrous Oxide is more than this paper standard applicable to China National Standard (CNS) A4 (2ΐχ2 29 mm) 478158 A7 B7, Amendment Supplement V. Description of the invention () between 10% and 50%, compared with the tetraethyloxysilicate silicon oxide film, even the N20 / SiH4 silicon oxide film with poor step coverage, The quality of the formed silicon oxide film is also as good as that of the tetraethyloxysilicate silicon oxide film. In the reaction gas, the flow rate ratio of silicon methane and nitrous oxide is preferably set to 10 or more. Based on the results of multiple experiments on the flow ratio of Shixi Jiajiao and nitrous oxide, if the flow ratio is set to more than 10, the chemical flow logically cut the oxide film structure (stoichiometric structure) can be determined by measuring the Zhejiang coefficient. The formed silicon oxide film is formed very quickly. Therefore, step coverage can be improved. Furthermore, if the flow ratio is set to 10 or more, the insulation withstand voltage can be improved. The actual results will be explained in detail below. Use 10% to 50% of silane and nitrous oxide as the main reaction gas. The other added gases are helium, hydrogen, krypton, oxygen, argon, and nitrogen. These gases assist the reaction of the main reaction gas. For example, helium, xenon, or hydrogen has a large ionization energy, which has the effect of accelerating the reaction and improving the stability of the plasma. The role of oxygen is to supplement the amount of oxygen ions in the film formation. The role of argon and nitrogen is to accelerate the kinetic energy of ions generated by the main reaction gas (please read the note on the back ^-Matters ^^^^ this page) -Installation-Printed by paper Applicable to the Chinese National Standard (CNS) A4 specification (210X297 mm) 478158 A7 B7, amended and supplemented the fifth, the description of the invention (), and speed up the reaction. In the dual-frequency excitation type plasma CVD apparatus, the frequency of the high-frequency power applied to the high-frequency electrode is preferably in the range of 13.56 MHz to 100 MHz. If the frequency of the high-frequency power applied to the high-frequency electrode is less than 13.56MHz, the potential difference between the high-frequency electrode and the plasma will increase, and the high-frequency electrode will be easily damaged so that it cannot function. On the other hand, the frequency of the high-frequency electric power applied to the base electrode is preferably in the range of 50 kHz to 1.6 MΗζ. If the south-frequency power frequency applied to the base electrode is less than 50 kHz, it is the same as the south-frequency electrode. The base electrode is easily damaged. If it exceeds 1.6MHz, it is not easy to generate a discharge with the high-frequency electrode, resulting in a decrease in energy use efficiency and failure to function. The invention uses a dual-frequency excitation type plasma CVD device, which has a high film formation speed and excellent quality of the formed silicon oxide film. The high-frequency electrode terminal matcher of the dual-frequency excitation type plasma CVD device has a non-parallel shape in the side wall of the casing and the power supply line. The side wall of the housing is composed of a conductor with a power supply line and an integrated circuit. The power supply line sends high-frequency power from the first high-frequency power supply to a high-frequency electrode through an integrated circuit. This paper size applies to China National Standard (CNS) A4 (210X2 mm) (please read the precautions on the back before binding). Printed by the Intellectual Property Bureau of the Ministry of Economic Affairs. Printed by FFC 478158 A7 B7

修正I 補充I 經濟部智慧財產局員工消費合作社印製 五、發明説明() 雙頻激勵型電漿CVD裝置供電時的高頻電流 流向一般是由高頻電源、同軸電纜、整合迴路、供 電線、高頻電極、電漿空間、基座電極、反應室側 壁、匹配器的外殼側壁。若外殼側壁和供電線呈非 平行狀,去向電流和回向電流的流向也會呈非平行 狀,可防範電流互相干擾。故可進一步提昇能源使 用效率、加速成膜速度、提昇成膜品質。 本發明薄膜電晶體製造方法的特徵是將本創 作矽氧化膜之成膜方法所形成的矽氧化膜用於薄 膜電晶體的閘道絕緣膜及層間絕緣膜。 矽氧化膜之成膜方法可提昇電漿CVD裝置的能源 使用效率、加速成膜速度,施以基板偏壓電力,通 常會加速小基板上的成膜速度,故梯階覆蓋良好。 因此,和四乙基氧矽酸鹽矽氧化膜一樣,可將爾來 不適用於層間絕緣膜的N2〇/SiH4矽氧化膜應用於 層間絕緣膜,還可提昇成膜品質及絕緣耐壓,故也 適用於閘道絕緣膜。薄膜電晶體的良率相對提昇。 【應用型態】 接著以第一圖到第五圖說明本發明的應用型 (請先閱讀背面之注意事項再^||:本頁) -裝· 訂 線 本紙張尺度適用中國國家標準(CNS ) A4規格(210X29?公釐)Amendment I Supplement I Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Description of the invention () The high-frequency current flow when the dual-frequency excitation plasma CVD device is powered is generally by high-frequency power, coaxial cables, integrated circuits, power lines , High-frequency electrodes, plasma space, base electrodes, side walls of the reaction chamber, and side walls of the housing of the matcher. If the side wall of the housing and the power supply line are non-parallel, the direction of the outbound current and the return current will also be non-parallel, which can prevent the current from interfering with each other. Therefore, the energy use efficiency can be further improved, the film formation speed can be accelerated, and the film formation quality can be improved. The thin-film transistor manufacturing method of the present invention is characterized in that the silicon oxide film formed by the film-forming method of the silicon oxide film is used for a gate insulating film and an interlayer insulating film of a thin-film transistor. The method of forming a silicon oxide film can improve the energy use efficiency of a plasma CVD device, accelerate the film formation speed, and apply substrate bias power. Generally, the film formation speed on a small substrate is accelerated, so the step coverage is good. Therefore, like the tetraethyloxysilicate silicon oxide film, the N2O / SiH4 silicon oxide film that is not suitable for the interlayer insulating film can be applied to the interlayer insulating film, and the film quality and insulation withstand voltage can be improved. Therefore, it is also applicable to the gate insulation film. The yield of thin film transistors is relatively improved. [Application type] The first to fifth figures will be used to explain the application type of the present invention (please read the precautions on the back first ^ ||: this page)-binding and binding This paper size applies the Chinese national standard (CNS ) A4 size (210X29? Mm)

五、發明説明( 態。Fifth, the invention description (state.

經濟部智慧財產局員工消費合作社印製 第一圖為採用本發明矽氧化膜之成膜方法的電漿 CVD裝置1架構圖。這個雙頻激勵型電漿裝 置1除了有配置於反應室頂端的高頻電極外,還有 支撐被處理基板的基座電極,可將高頻電力施加到 局頻電極和基座電極上。 如第一圖所示,反應室2的頂端配置有高頻電 極3和喷灑板(sh〇wer piate )4,反應室2的底端 有基座電極6(面向喷灑板4,上有被處理基板5)。 高頻電極3透過高頻電極端匹配器9 (導電體外殼 7的内部有整合迴路),和第1高頻電源1〇連接。 高頻電極3和喷灑板4形成空間11,空間丨丨内有 用於導入反應氣體的導氣管12。經由導氣管12導 入空間11内的反應氣體會從喷灑板4送到反應室 2内部。付號13代表將反應室2壁部和高頻電極3 絕緣的絕緣體。 基座電極6的周圍有基座屏蔽14,基座電極6 和基座電極14可透過風箱(bellow) 15上下移動。 此一架構讓南頻電極3和基座電極6之間的距離可 請 A 閱 讀 背Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs. The first figure is a structural diagram of a plasma CVD device 1 using the silicon oxide film formation method of the present invention. This dual-frequency excitation type plasma device 1 has a pedestal electrode supporting a substrate to be processed in addition to a high-frequency electrode disposed at the top of the reaction chamber, and can apply high-frequency power to the local-frequency electrode and the pedestal electrode. As shown in the first figure, the top of the reaction chamber 2 is provided with a high-frequency electrode 3 and a spray plate 4. The bottom end of the reaction chamber 2 is provided with a base electrode 6 (facing the spray plate 4 with To-be-processed substrate 5). The high-frequency electrode 3 is connected to the first high-frequency power source 10 through a high-frequency electrode terminal matcher 9 (an integrated circuit is provided inside the conductor housing 7). The high-frequency electrode 3 and the spray plate 4 form a space 11 in which a gas pipe 12 for introducing a reaction gas is arranged. The reaction gas introduced into the space 11 through the air duct 12 is sent from the spray plate 4 to the inside of the reaction chamber 2. Reference numeral 13 represents an insulator that insulates the wall portion of the reaction chamber 2 and the high-frequency electrode 3. There is a base shield 14 around the base electrode 6, and the base electrode 6 and the base electrode 14 can be moved up and down through a bellow 15. This architecture allows the distance between the south frequency electrode 3 and the base electrode 6 to be read.

項m I 頁 I 訂 線 本紙張尺度適用中國國家標準(CNS ) Α4規格(210Χ 297公釐) 11 :1 478158 Α7 Β7 參正霞充 經濟部智慧財產局員工消費合作社印製 五、發明説明() 被調整。基座電極6透過基座電極端匹配器17(内 部有整合迴路16),和第2高頻電源18連接。 高頻電極端匹配器9的外殼7内部備有整合迴 路8,整合迴路8可整合第1高頻電源10和高頻 電極3之間的阻抗。高頻電極端匹配器9為本創作 所獨創,整合迴路8的具體架構為線圈19及微調 電容器20和第1高頻電源10串聯,和負載電容器 (load condenser ) 21並聯,一端接地。構成微調 電容器20的2組電極20a和20b中,電極20a成 為高頻電極3。整合迴路8中,調整微調電容器20 的容量,可連帶調整第1高頻電源10和高頻電極 3之間的阻抗。 微調電容器20的具體架構如第二圖和第三圖 所示。微調電容器20是一種所謂蝶型的電容器。 以旋轉軸23支撐住高頻電極3 (同時使用微調電 容器的電極20)的絕緣板22,並以旋轉軸23固定 住電極20b,將絕緣板22包圍在高頻電極3和電 極20b之間。以絕緣板22上的溝22a和齒輪24讓 絕緣板22旋轉,讓電極20b和絕緣板22之間重疊 本紙張尺度ί用中國國家標準(CNS ) A4規格(210X291?1 公釐) (請先閱讀背面之注意事項再UP本頁) •裝· 訂 線 12 478158 A7 B7 月/丨 修正補充 經濟部智慧財產局員工消費合作社印製 五、發明説明() 部分的面積產生變化,依需求微調電極20a和電極 20b之間的容量。 另一方面,如第一圖所示,基座電極端匹配器 17備有整合迴路16,可整合第2高頻電源18和基 座電極6之間的阻抗。基座電極端匹配器Π並非 本發明之專利,一般電漿CVD裝置即有此一配 備。整合迴路16的具體結構為微調電容器26、27 和電容器25的某一電極端串聯,負載電容器28、 29則和電容器25的另一電極端連接,一端接地。 以電漿CVD裝置1進行矽氧化膜成膜時,基 座電極6上載置著被處理基板5,分別對第1高頻 電源10、第2高頻電源18所送出的高頻電極3和 基座電極6施加高頻電力,同時透過喷麗板4從導 氣管12將反應氣體送到反應室2内,使其產生電 漿,進而在被處理基板5上形成矽氧化膜。以矽曱 烷和氧化亞氮為主反應氣體,同時使用其它添加氣 體,主反應氣體的流量比為10%到50%之間。添加 氣體可以是氦、氫、氣、氧、氬、氮中的任何一種 或混合氣體。 (請先閱讀背面之注意事項再HP本百〇 •裝· -?口 線 本紙張尺度適用中國國家標準(CNS ) A4規格(210X29<}4釐) 478158 A7 B7 修正補先 13 經濟部智慧財產局員工消費合作社印製 五、發明説明() 主反應氣體中的矽甲烧和氧化亞氮的流量比 最好設定在1 〇以上,例如40sccm的石夕曱燒和 400sccm的氧化亞氣。如此一來,所形成的石夕氧化 膜結構紮實,成膜速度快。 成膜條件範例:溫度:300°C,壓力:200Pa, 矽甲烷和氧化亞氮的流量比:1〇,反應氣體中矽甲 烷和氧化亞氮的混合氣體流量比:35%(氦稀釋), 施加在高頻電極上的高頻電力頻率:13·56ΜΗζ到 100MHz,施加在基座電極上的基板偏壓電力頻 率:50kHz到1·6ΜΗζ,施加在高頻電極上的高頻 電力加上施加在基座電極上的高頻電力頻率,與施 加在基座電極上的高頻電力比(以下,本說明書稱 此為基板偏壓電力比)·· 40%。 接著以第四圖說明將矽氧化膜用於閘道絕緣 膜及層間絕緣膜的上閘道型TFT製造方法。 如第四圖(A)所示,在玻璃等透明基板上形成半 導體主動膜31(由厚度約500A的矽氧化膜形成), 接著以微影照像(photolithography)製程,將半 (請先閲讀背面之注意事項再本頁) 裝·Item m I Page I Alignment This paper size applies the Chinese National Standard (CNS) Α4 specification (210 × 297 mm) 11: 1 478158 Α7 Β7 ) Is adjusted. The base electrode 6 is connected to a second high-frequency power source 18 through a base electrode terminal matching device 17 (with an integrated circuit 16 inside). An integrated circuit 8 is provided inside the housing 7 of the high-frequency electrode terminal matcher 9, and the integrated circuit 8 can integrate the impedance between the first high-frequency power source 10 and the high-frequency electrode 3. The high-frequency electrode terminal matcher 9 is unique to this creation. The specific structure of the integrated circuit 8 is a coil 19 and a trimming capacitor 20 connected in series with the first high-frequency power source 10, connected in parallel with a load capacitor 21, and grounded at one end. Of the two sets of electrodes 20a and 20b constituting the trimmer capacitor 20, the electrode 20a becomes the high-frequency electrode 3. In the integrated circuit 8, the capacitance of the trimmer capacitor 20 can be adjusted to adjust the impedance between the first high-frequency power source 10 and the high-frequency electrode 3 together. The specific structure of the trimming capacitor 20 is shown in the second and third figures. The trimmer capacitor 20 is a so-called butterfly capacitor. The rotating plate 23 supports the insulating plate 22 of the high-frequency electrode 3 (the electrode 20 of the trimmer capacitor is also used), and the electrode 20b is fixed by the rotating shaft 23, and the insulating plate 22 is enclosed between the high-frequency electrode 3 and the electrode 20b. Use the grooves 22a on the insulating plate 22 and the gear 24 to rotate the insulating plate 22 so that the electrodes 20b and the insulating plate 22 overlap. This paper is in Chinese National Standard (CNS) A4 size (210X291? 1 mm) (please first Read the precautions on the back and then re-up this page) • Binding and binding 12 478158 A7 BJuly / 丨 Amended and supplemented Printed by the Intellectual Property Bureau Employee Consumer Cooperatives of the Ministry of Economy The capacity between 20a and electrode 20b. On the other hand, as shown in the first figure, the base electrode terminal matcher 17 is provided with an integrated circuit 16 to integrate the impedance between the second high-frequency power source 18 and the base electrode 6. The base electrode terminal matching device Π is not a patent of the present invention, and a general plasma CVD apparatus has such a device. The specific structure of the integrated circuit 16 is that one of the electrode terminals of the trimming capacitors 26 and 27 and the capacitor 25 are connected in series, and the load capacitors 28 and 29 are connected to the other electrode terminal of the capacitor 25 and one end is grounded. When the silicon oxide film is formed by the plasma CVD apparatus 1, the substrate 5 is placed on the base electrode 6, and the high-frequency electrode 3 and the substrate sent from the first high-frequency power source 10 and the second high-frequency power source 18 The seat electrode 6 applies high-frequency power, and simultaneously sends the reaction gas from the air guide tube 12 to the reaction chamber 2 through the spray plate 4 to generate a plasma, thereby forming a silicon oxide film on the substrate 5 to be processed. Silane and nitrous oxide are used as the main reaction gas, and other added gases are used at the same time. The flow rate of the main reaction gas is between 10% and 50%. The added gas may be any one of helium, hydrogen, gas, oxygen, argon, and nitrogen, or a mixed gas. (Please read the precautions on the back before you install the HP 100-in-line cable. The paper size is applicable to the Chinese National Standard (CNS) A4 specification (210X29 <} 4%). 478158 A7 B7 Correction Supplement 13 Ministry of Economic Affairs Intellectual Property Printed by the Bureau ’s Consumer Cooperatives. 5. Description of the invention () The flow rate ratio of silica gel and nitrous oxide in the main reaction gas is preferably set to more than 10, such as 40 sccm stone yak burn and 400 sccm oxidized gas. As a result, the formed oxide film has a solid structure and a fast film formation rate. Example of film formation conditions: temperature: 300 ° C, pressure: 200Pa, flow rate ratio of silicon dioxide and nitrous oxide: 10, silicon in the reaction gas Flow rate ratio of mixed gas of methane and nitrous oxide: 35% (diluted with helium), high-frequency power frequency applied to the high-frequency electrode: 13.56MΗζ to 100MHz, substrate bias power frequency applied to the base electrode: 50kHz Up to 1.6MΗζ, the high-frequency power applied to the high-frequency electrode plus the high-frequency power frequency applied to the base electrode is higher than the high-frequency power applied to the base electrode (hereinafter, this specification refers to this as the substrate Bias voltage Ratio) 40%. Next, the method of manufacturing an upper gate TFT using a silicon oxide film for a gate insulating film and an interlayer insulating film will be described with reference to the fourth figure. As shown in the fourth figure (A), it is transparent in glass and the like. A semiconductor active film 31 (formed of a silicon oxide film with a thickness of about 500 A) is formed on the substrate, and then a half (please read the precautions on the back first and then this page) using a photolithography process.

、1T 線 本紙張尺度適用中國國家標準(CNS ) A4規格(210X 297这釐) 14 478158、 1T line This paper size is applicable to China National Standard (CNS) A4 specification (210X 297 this centimeter) 14 478158

經濟部智慧財產局員工消費合作社印製 導體主動膜31撞擊成島狀。然後全面形成厚度為 300A左右的矽氧化膜。此時,使用雙頻激勵型電 漿CVD裝置卜並以矽甲烷和氧化亞氮為主反應 氣體來成膜。等到形成1〇〇〇人左右的鋁金屬膜後, 以微影照像製程,將金屬膜和矽氧化膜撞擊成島 狀’形成閘道電極32和閘道絕緣膜33。 如第四圖(B )所示,從閘道電極32的上方以 離子植入磷、砷等雜質,將半導體主動膜31中閘 道電極32下方以外的區域當做n型的石夕層,分別 形成源極區34及汲極區35。源極區34及汲極區 35之間為通道產生部36。接著全面形成層間絕緣 膜37(由厚度約2〇〇〇Α的矽氧化膜形成)。此時, 使用雙頻激勵型電漿CVD裝置1,並以矽甲烷和 氧化亞氮為主反應氣體來成膜。接著以微影照像製 程撞擊層間絕緣膜37,分別於半導體主動膜31的 源極區34及汲極區35形成觸孔38、39。然後全 面形成厚度1000 A左右的鋁金屬膜,並予以撞 擊,形成源極40、汲極41。 如第四圖(C)所示,全面形成鈍化膜42 (由 (請先閲讀背面之注意事項^^!^. 本頁} •裝· 訂Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs, the conductive active film 31 hit an island. Then, a silicon oxide film with a thickness of about 300A is fully formed. At this time, a dual-frequency excitation type plasma CVD apparatus was used to form the film with silicon methane and nitrous oxide as the main reaction gases. After the aluminum metal film of about 1,000 people is formed, the metal film and the silicon oxide film are impacted into an island shape by a photolithography process to form a gate electrode 32 and a gate insulating film 33. As shown in the fourth figure (B), impurities such as phosphorus and arsenic are ion-implanted from above the gate electrode 32, and the areas other than below the gate electrode 32 in the semiconductor active film 31 are regarded as n-type stone layers, respectively. A source region 34 and a drain region 35 are formed. Between the source region 34 and the drain region 35 is a channel generating portion 36. Next, an interlayer insulating film 37 (formed from a silicon oxide film having a thickness of about 2000 A) is formed over the entire surface. At this time, a dual-frequency excitation type plasma CVD apparatus 1 is used, and a film is formed using silicon methane and nitrous oxide as the main reaction gases. Next, the interlayer insulating film 37 is impacted by a photolithography process, and contact holes 38 and 39 are formed in the source region 34 and the drain region 35 of the semiconductor active film 31, respectively. Then, an aluminum metal film having a thickness of about 1000 A is formed on the entire surface and collided to form a source electrode 40 and a drain electrode 41. As shown in the fourth figure (C), the passivation film 42 is fully formed (by (please read the precautions on the back first ^^! ^. This page})

1 —1 919 HI 本紙張跋適用中·家標準(CNS ) A4規格(21〇χ29ϋ 478158 A7 B7 五、發明説明() (請先閱讀背面之注意事項本頁) 矽氧化膜形成)後,以微影照像製程撞擊鈍化膜 42,在汲極41上形成觸孔43。然後全面形成ITO 等透明導電膜,再予以撞擊,形成像素電極44。 執行過上述製程後,即可完成和像素電極44連接 的 TFT45 〇 本發明矽氧化膜之成膜方法使用雙頻激勵型 電漿CVD裝置,同時使用高頻電極端匹配器9内 的微調電容器20的某一電極20a和高頻電極3, 高頻電力的耗損較以往大幅下降,可提昇能源使用 效率、加速成膜速度,矽氧化膜品質相對提高許 多。 經濟部智慧財產局員工消費合作社印製 故採用此一矽氧化膜的本發明TFT製造方法即 使在層間絕緣膜37上使用N2〇/SiH4,也可以形成 比以往四乙基氧矽酸鹽矽氧化膜品質更好的梯階 覆蓋。此外,由於絕緣耐壓相當高,所以可用 N2〇/SiH4矽氧化膜形成高可靠度的閘道絕緣膜 33。本方法可將一般所用的矽曱烷和氧化亞氮當做 主反應氣體,無需使用四乙基氧矽酸鹽氣體。故氣 體的處理簡單、成本低廉,可提昇TFT的良率與 本紙張尺度適用中國國家標準(CNS ) Α4規格(210X297公釐) 16478158 A7 B71 —1 919 HI This paper is applicable to the Chinese Home Standard (CNS) A4 specification (21〇χ29ϋ 478158 A7 B7 V. Description of the invention () (Please read the precautions on the back page first) Silicon oxide film is formed. The lithography process hits the passivation film 42 to form a contact hole 43 in the drain electrode 41. Then, a transparent conductive film such as ITO is formed on the entire surface, and then bumped to form a pixel electrode 44. After the above process is performed, the TFT 45 connected to the pixel electrode 44 can be completed. The method for forming the silicon oxide film of the present invention uses a dual-frequency excitation type plasma CVD device, while using the trimmer capacitor 20 in the high-frequency electrode terminal matcher 9 The loss of high-frequency power of a certain electrode 20a and high-frequency electrode 3 is significantly lower than in the past, which can improve energy efficiency and accelerate film formation speed, and the quality of the silicon oxide film is relatively improved. Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs, the TFT manufacturing method of the present invention adopting this silicon oxide film can form an oxide of tetraethyloxysilicate, even if N2O / SiH4 is used on the interlayer insulating film 37. Better quality step coverage. In addition, since the insulation withstand voltage is quite high, a N2O / SiH4 silicon oxide film can be used to form a highly reliable gateway insulating film 33. In this method, the commonly used siloxanes and nitrous oxides can be used as the main reaction gas, without using tetraethyloxysilicate gas. Therefore, the processing of the gas is simple and the cost is low, which can improve the yield of TFT and the paper size. This paper applies the Chinese National Standard (CNS) A4 specification (210X297 mm) 16478158 A7 B7

五、發明説明( 產能。 經濟部智慧財產局員工消費合作社印製 本發明的技術範疇並不限定於上述應用型 態,只要在不脫離本創作宗旨的範圍内,皆可自行 變更應用。上述應用型態所列舉之CVD成膜條件 » 僅供參考,您可以做適度調整。此外,本發明TFT 製造方法對上閘道型TFT和下閘道型(bottom gate ) TFT皆適用。 以上述成膜法形成的整合型電漿CVD裝置1, 其高頻電極端匹配器9的外殼7側壁和供電線平 行。如第五圖所示,高頻電極端匹配器46的裝置 47側壁和供電線48可以呈不平行狀。若使用這種 電漿CVD裝置49,供電時所流動的高頻電流中, 去向電流和回向電流的流向呈不平行狀,可防止電 感增加。故能源使用效率更為提昇、矽氧化膜的成 膜速度更快、膜的品質更佳。第五圖和第一圖使用 同一符號來說明相同的構成要件。 【實施例說明】 接著說明本發明之實施例。 (請先閱讀背面之注意事項再lUf本百〇 裝·V. Description of the invention (Production capacity. The technical scope of the invention printed by the Employees' Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs is not limited to the above application types, as long as they do not depart from the purpose of this creation, they can be changed and applied by themselves. The above applications Types of CVD film formation conditions listed »For reference only, you can make moderate adjustments. In addition, the TFT manufacturing method of the present invention is applicable to both upper and lower gate TFTs. Film formation using the above In the integrated plasma CVD device 1 formed by the method, the side wall of the housing 7 of the high-frequency electrode terminal matcher 9 is parallel to the power supply line. As shown in the fifth figure, the side wall of the device 47 of the high-frequency electrode terminal matcher 46 and the power supply line 48 It can be non-parallel. If such a plasma CVD device 49 is used, the high-frequency current flowing during power supply is non-parallel in the direction of the forward and return currents, which can prevent the inductance from increasing. Therefore, the energy use efficiency is more efficient. Improved, the film formation speed of the silicon oxide film is faster, and the film quality is better. The fifth figure and the first figure use the same symbols to explain the same constituent elements. [Explanation of the embodiment] Next, the present invention will be described.明 的 实施 例. (Please read the precautions on the back before you install this one hundred.

1T 線 本紙張尺度適用中國國家標準(CNS ) A4規格(210X2911釐) 478158 經濟部智慧財產局員工消費合作社印製 __二 卜巧充丨17 實施例1採用配備有本發明專用匹配器的雙頻 激勵型電漿CVD裝置,以驗證矽氧化膜的成膜效 第六圖為採用雙頻激勵型電漿CVD裝置,讓施加 在基座電極上的基板偏壓電力(rf2 )產生變化時, 矽甲烷(SiH4)和氧化亞氮(n2〇)的流量比和成 膜速度之關係圖。第六圖的橫軸為N2〇/ siH4流量 比,縱軸為成膜速度(A/分)。 此處的成膜條件為:施加在高頻電極上的高頻 電力頻率為13·56ΜΗζ,固定電力(rfl),施加在 基座電極上的基板偏壓電力頻率為16MHz,基板 偏壓電力比為33.3% (在第六圖中以□符號和實線 表示)、50%(在第六圖中以〇符號和實線表示)、 66.6% (在第六圖中以△符號和實線表示)。 其它的成膜條件為基板溫度3〇〇°C,反應室内 壓力為200pa。 另一方面,以習用裝置(只對高頻電極施加 13·56ΜΗζ的高頻電力)來進行同樣的成膜作業, 並做一比較(在第六圖中以X符號和破折線表 本紙張尺度適用中國國家標準(CNS ) A4規格(210X 297公釐) is (請先閲讀背面之注意事項本頁) -裝 訂 線 18 478158 A7 B7 修正補充 五、發-明説明() 示)。 如第六圖所示,在比較範例中,N2〇/SiH4流篁 比介於5到20的範圍内時,成膜速度只有1000A/ 分以下,而在本實施例中,基板偏壓電力比分別為 33.3%、50%、66.6%,N20/SiH4 流量比為 5 時,成 膜速度為2000A/分左右。N20/SiH4流量比為20 時’成膜速度為3700A/分左右。故採用本實施例2 的雙頻激勵型電漿CVD裝置,其成膜速度比習用 裝置高出許多。此外,本實施例2的雙頻激勵型電 裝CVD裝置,N20/SiH4流量比越高,成膜速度越 快’基板偏壓電力越高,成膜速度越快。 (請先閱讀背面之注意事項再本頁) -裝. 訂 經濟部智慧財產局員工涓費合作社印製 [實施例2] 接著施以基板偏壓電力,檢視矽氧化膜的絕緣 耐壓產生何種變化。 第七圖為採用雙頻激勵型電漿CVD裝置時, 成膜時的基板偏壓電力比和矽氧化膜的絕緣耐壓 之關係圖。第七圖的橫軸為基板偏壓電力比(%), 縱軸為絕緣耐壓(MV/cm )。 本紙張尺度適用中標準(_CNS ) A4規格(210X2$公釐7 478158 A7 B7 五、發明説明( 修正丨補充 19 經濟部智慧財產局員工消費合作社印製 此處的成膜條件為:施加在高頻電極上的高頻 電力頻率為40·68ΜΗζ,固定高頻電力(rfl),施 加在基座電極上的基板偏壓電力頻率為h6MHz, 基板偏壓電力比為0%、14.3%、40%。 其它的成膜條件為基板溫度300°C,反應室内 壓力為2〇〇Pa。石夕甲烷和氧化亞氮的流量比為15, 石夕甲炫和氧化亞氮的混合氣體流量比為46%(氦稀 釋),矽氧化膜的膜厚為2〇〇〇A以上。 第八圖為不對基座電極施以基板偏壓電力時 (rf2=0\V) ’成膜時矽曱烷和氧化亞氮的流量比和 石夕氧化膜絕緣耐壓之關係圖。第八圖的橫軸為n2〇/ S1H4流重比,縱軸為絕緣耐壓(Mv/Cm)。 此處的成膜條件為:施加在高頻電極上的高頻 電力頻率為13·56ΜΗζ,固定電力(rfl)。 其它的成膜條件為基板溫度3〇〇。〇,反應室内壓力 為200pa。將氦和矽甲烷的流量比固定為5%,讓 Νβ流量產生變化。矽氧化膜的厚度為2〇〇〇人。 如第八圖所示,若不施加基板偏壓電力, (請先閱讀背面之注意事項再β本頁) •裝·The paper size of the 1T line paper applies the Chinese National Standard (CNS) A4 specification (210X2911%) 478158 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs __ 二 卜 巧 充 丨 17 Example 1 uses a dual-frequency excitation equipped with a special matcher according to the present invention Type plasma CVD device to verify the film-forming effect of silicon oxide film. The sixth figure shows the use of a dual-frequency excitation type plasma CVD device to change the substrate bias power (rf2) applied to the base electrode. A graph showing the relationship between the flow rate ratio of (SiH4) and nitrous oxide (n2O) and the film formation speed. The horizontal axis of the sixth graph is the flow rate of N20 / siH4, and the vertical axis is the film-forming speed (A / min). The film formation conditions here are: the high-frequency power frequency applied to the high-frequency electrode is 13.56 MHz, the fixed power (rfl), the frequency of the substrate bias power applied to the base electrode is 16 MHz, and the substrate bias power ratio 33.3% (represented by □ symbol and solid line in the sixth graph), 50% (represented by 0 symbol and solid line in the sixth graph), 66.6% (represented by △ symbol and solid line in the sixth graph ). Other film formation conditions are a substrate temperature of 300 ° C and a pressure in the reaction chamber of 200pa. On the other hand, a conventional device (only applying high-frequency power of 13.56M 电力 ζ to a high-frequency electrode) was used to perform the same film-forming operation, and a comparison was made (the X symbol and the dashed line in the sixth figure indicate the paper size) Applicable to China National Standard (CNS) A4 specification (210X 297mm) is (Please read the precautions on the back page first)-Gutter 18 478158 A7 B7 Amendment Supplement V. Issue-Instructions ()). As shown in the sixth figure, in the comparative example, when the N20 / SiH4 flow ratio is in the range of 5 to 20, the film formation speed is only 1000 A / min or less, and in this embodiment, the substrate bias power ratio When the flow rate ratio of N20 / SiH4 is 5 and 33.3%, 50%, and 66.6%, respectively, the film-forming speed is about 2000 A / min. When the N20 / SiH4 flow rate ratio is 20 ', the film-forming speed is about 3700 A / min. Therefore, using the dual-frequency excitation type plasma CVD apparatus of the second embodiment, the film formation speed is much higher than that of the conventional apparatus. In addition, in the dual-frequency excitation-type electrical CVD apparatus of the second embodiment, the higher the N20 / SiH4 flow rate ratio, the faster the film formation speed. The higher the substrate bias power, the faster the film formation speed. (Please read the precautions on the back first, then this page)-Installation. Order printed by the staff of the Intellectual Property Bureau of the Ministry of Economic Affairs, printed by the cooperative [Example 2] Then apply a substrate bias power, and examine the insulation voltage of the silicon oxide film. Kind of change. The seventh figure is a graph showing the relationship between the substrate bias power ratio and the dielectric withstand voltage of the silicon oxide film when a dual-frequency excitation type plasma CVD device is used. The horizontal axis of the seventh graph is a substrate bias power ratio (%), and the vertical axis is an insulation withstand voltage (MV / cm). This paper is applicable to the standard (_CNS) A4 specification (210X2 $ mm 7 478158 A7 B7) V. Description of the invention (Amendment 丨 Supplement 19 Printed by the Intellectual Property Bureau Staff Consumer Cooperative of the Ministry of Economic Affairs The film formation conditions here are: The high-frequency power frequency on the frequency electrode is 40 · 68MHz, fixed high-frequency power (rfl), the substrate bias power frequency applied to the base electrode is h6MHz, and the substrate bias power ratio is 0%, 14.3%, 40% Other film-forming conditions are substrate temperature of 300 ° C and pressure in the reaction chamber of 200 Pa. The flow ratio of Shixi Methane and N2O is 15 and the mixed gas flow ratio of Shixi Jiaxuan and N2O is 46. % (Diluted with helium), the thickness of the silicon oxide film is more than 2000 A. The eighth figure shows the case where the substrate electrode is not biased with substrate bias power (rf2 = 0 \ V). The relationship between the flow rate ratio of nitrous oxide and the insulation withstand voltage of Shixi oxide film. The horizontal axis of the eighth figure is the flow-to-weight ratio of n20 / S1H4, and the vertical axis is the insulation withstand voltage (Mv / Cm). The conditions are as follows: the frequency of the high-frequency power applied to the high-frequency electrode is 13.56 MHz, and the fixed power (rfl). The film-forming conditions were as follows: the substrate temperature was 300 ° C, and the pressure in the reaction chamber was 200pa. The flow rate ratio of helium and silicon methane was fixed at 5% to change the Nβ flow rate. The thickness of the silicon oxide film was 2,000 people. As shown in the eighth figure, if the substrate bias power is not applied, (please read the precautions on the back before β page)

、1T 線 本紙張尺度適用中國國家襟準(Cns ) A4規格 (210X 297公1 478158 Α7 Β7、 1T line This paper size is applicable to China National Standard (Cns) A4 specification (210X 297 male 1 478158 Α7 Β7

五、發明説明() N2〇/SiH4流量比介於5到10的範圍内,可將絕緣 耐壓維持在10MV/cm以上。當N20/SiH4流量比為 15、20時,絕緣财壓會下降到7至8MV/cm左右。 不過,如第七圖所示,N20/SiH4流量比為15時, 若將基板偏壓電力比施加到14.3%、40%,下降到 7.7MV/cm左右的絕緣财壓也會上升至9MV/cm。 由此可證,施加基板偏壓電力可提昇石夕氧化膜的絕 緣财壓。 [實施例3] 接著,檢視當N20/SiH4流量比產生變化時,矽 氧化膜的特性產生何種變化。 第九圖為使用雙頻激勵型電漿CVD裝置時, N20/SiH4流量比和矽氧化膜成膜速度之關係圖。此 時,將反應氣體中的SiH4流量比設定為1〇/0 (在第 九圖中以□符號和實線表示)、2% (在第九圖中 以〇符號和實線表示)、3% (在第九圖中以△符 號和實線表示)’分別檢視其流篁比和成膜速度。 第九圖的橫轴為N2〇/SiH4流ί比’縱輛為成膜速 度(人/分)。 本紙張尺度適用中國國家標準(CNS ) A4規格(210X297公髮) — —·ΊΊ. 裝-- (請先閱讀背面之注意事項再m本頁) 訂 線 經濟部智慧財產局員工消費合作社印製 21 478158 Α7 Β7 /月石1 修正補充 經濟部智慧財產局員工消費合作社印製 五、發明説明() 此處的成膜條件為:施加在高頻電極上的高頻 電力頻率為40.68MHz,基板偏壓電力的頻率為 1·6ΜΗζ,基板偏壓電力比為33.3%。 其它的成膜條件為基板溫度300°C,反應室内 壓力為200pa。 另一方面,以習用裝置(只對高頻電極施加 13·56ΜΗζ的高頻電力)來進行同樣的成膜作業, 並做一比較(在第九圖中以X符號和破折線表 示)。 第十圖為N2〇/SiH4流量比和矽氧化膜折射係 數之關係圖。第十圖的橫軸為N20/SiH4流量比, 縱軸為折射係數。 此處的成膜條件為:施加在高頻電極上的高頻 電力頻率為40·68ΜΗζ,基板偏壓電力的頻率為 1·6ΜΗζ,基板偏壓電力比為33·3%。 其它的成膜條件為基板溫度300°C,反應室内 壓力為200pa(在第十圖中以□符號和實線表示)。 另一方面,以習用裝置(只對高頻電極施加 13.56MHz的高頻電力)來進行同樣的成膜作業, (請先閱讀背面之注*-事項再1^44頁) -裝- 訂 線 本紙張尺度適用中國國家標準(CNS ) 公釐) 22 478158 A7 B7 五、發明説明() 並做一比較(在第十圖中以X符號和破折線表 示)0 經濟部智慧財產局員工消費合作社印製 如第九圖所示,在比較實施例中,N20/SiH4流 量比在5到50的範圍内時,成膜速度只介於5〇〇 到1500A/分之間。而在本實施例中,反應氣體中 的SiH4流量比分別為1%、2%、3%,成膜速度比 比較範例高出許多。檢視本實施例的數據,SiH4 流量比越大,成膜速度越快。SiH4流量比為1時, 3000A/分左右的成膜速度會加快至以札流量比為 3時的6000A/分。逐一檢視siH4流量比數據,可 以發現在N2〇/SiH4流量比和成膜速度的關係中, 若NzO/SiH4流量比介於〇到1〇的範圍内,成膜速 度有激增的趨勢。N20/SiH4流量比大於1〇時,成 膜速度維持在一定程度内。故採用本發明雙頻激勵 型電漿CVD裝置時,若要獲得較佳的成膜速度穩 定性及控制性,最好將N20/SiH4流量比設定在1〇 以上。 如第十圖所示,在比較實施例中,將N20/SiH4 流量比從10增加到50左右,折射係數會從2左右 度適用中國國家標準(CNS ) A4規格(210/%7公1 ) 請 先 閱· 讀* 背. 面- 之- 注 意· 事 項 再 裝 訂 線 23 478158 A7 B7 “li 五、發明説明() 逐漸減少。N20/SiH4流量比為50時,折射係數會 首次進入1.4到1,5的範圍内。第十圖中以斜線表 示,1.4到1.5的折射係數範圍是取Si02化學量邏 輯結構之區域,若折射係數取此範圍内的值,所形 成的膜的確是SiH2。相對於此,在本應用型態中, 若N2〇/SiH4流量比介於0到10的範圍内,折射係 數會急速下降,N2〇/SiH4流量比為10時,折射係 數會介於1.4到1.5的範圍内,然後穩定下來,維 持在此一範圍内。故採用本創作雙頻激勵型電漿 CVD裝置時,若將N20/SiH4流量比設定在10以 上,即可形成具有化學量邏輯結構的;5夕氧化膜。 (請先閲讀背一a之注It-事項再^^4頁) •裝- 訂 經濟部智慧財產局員工消費合作社印製 [實施例4] 最後,說明本發明矽氧化膜之成膜方法中,添 加到主反應氣體内的其它氣體對成膜作用的影響。 第十一圖是採用雙頻激勵型電漿CVD裝置, 並在主反應氣體N20/SiH4中添加(在第十一圖中 以□符號和實線表示)及不添加(在第十一圖中以 〇符號和實線表示)時,與N2〇/SiH4流量比和石夕 氧化膜成膜速度之關係圖。此時,添加氦時的流量 為800sccm。第十一圖的橫軸為N20/SiH4流量比, 線 本紙張尺度適用中國國家標準(CNS ) A4規格(210X^7公釐) 24 478158 A7 B7 6η 6 ,ν修正丨補充丨 五、發明説明() 縱軸為成膜速度(A/分) 經濟部智慧財產局員工消費合作社印製 此處的成膜條件為:施加在高頻電極上的高頻 電力頻率為40.68MHz,基板偏壓電力的頻率為 1·6ΜΗζ,基板偏壓電力比為33.3%。 其它的成膜條件為基板溫度300°C,反應室内 壓力為200pa。 第十二圖為在主反應氣體N2〇/SiH4中添加氦 (在第Η 圖中以□符號和實線表示)及不添加 (在第十一圖中以〇符號和實線表示)時,與 N2〇/SiH4流量比和石夕氧化膜折射係數之關係圖。第 十二圖的橫軸為N20/SiH4流量比,縱軸為折射係 數。 此處的成膜條件為:施加在高頻電極上的高頻 電力頻率為40.68MHz,基板偏壓電力的頻率為 1·6ΜΗζ,基板偏壓電力比為33.3%。 其它的成膜條件為基板溫度300°C,反應室内 壓力為200pa。 從第十一圖可得知,若添加氦,當N20/SiH4 (請先閲讀背面之注It-事項再頁) .裝· 訂 線 ---- 本紙張尺度適用中國國家標準(CNS ) A4規格(210X 297公釐) 478158 A7 B7 偏 25 經濟部智慧財產局員工消費合作社印製 五、發明説明() 流量比超過10時,成膜速度會急速下降。添加流 量800sccm的氦時,即使N2〇/SiH4流量比超過10, 仍然可維持500A/分左右的成膜速度。因此,即使 添加氣,改變N2〇/SiH4流量比,石夕氧化膜的高速 成膜也可以維持穩定狀態。從第十二圖可得知,添 加氦和不添加氦相比,N20/SiH4流量比和折射係數 的變化量斜度變小了,N20/SiH4流量比會從更小的 區域進入折射係數1.4到1.5之間(化學量邏輯結 構區)。故從矽氧化膜的組成面來看,添加氦會使 穩定性更好。 從實施例1到實施例4可得知,使用本創作獨 特的雙頻激勵型電漿CVD裝置及反應氣體(在 N20/SiH4流量比大於10的主反應氣體中添加氦等 其它氣體),可加速矽氧化膜的成膜速度,提昇絕 緣耐壓。所形成的矽氧化膜適用於梯階覆蓋需求高 的層間絕緣膜,以及耐壓面可靠度需求高的閘道絕 緣膜。 【發明效果】 綜合上述,本發明使用配備有專用匹配器的雙 (請先閱讀背·面之注合事項再頁) •裝·V. Description of the invention () The flow rate ratio of N2O / SiH4 is in the range of 5 to 10, and the insulation withstand voltage can be maintained above 10MV / cm. When the N20 / SiH4 flow ratio is 15, 20, the insulation fiscal pressure will drop to about 7 to 8 MV / cm. However, as shown in the seventh figure, when the N20 / SiH4 flow ratio is 15, if the substrate bias power ratio is applied to 14.3% and 40%, the insulation financial pressure dropped to about 7.7MV / cm will also rise to 9MV / cm. This proves that the application of substrate bias power can increase the absolute financial pressure of Shi Xi's oxide film. [Example 3] Next, it will be examined how the characteristics of the silicon oxide film change when the flow rate ratio of N20 / SiH4 changes. The ninth figure is the relationship between the N20 / SiH4 flow rate and the film formation speed of the silicon oxide film when a dual-frequency excitation plasma CVD device is used. At this time, the SiH4 flow rate ratio in the reaction gas is set to 10/0 (indicated by a □ symbol and a solid line in the ninth figure), 2% (indicated by a ○ symbol and a solid line in the ninth figure), 3 % (Represented by the △ symbol and the solid line in the ninth figure) 'to examine its flow ratio and film formation speed, respectively. The horizontal axis of the ninth figure is the N2O / SiH4 flow ratio. The vertical vehicle is the film formation speed (person / minute). This paper size applies to China National Standard (CNS) A4 specifications (210X297) — — · ΊΊ. Install-(Please read the precautions on the back before printing this page) Printed by the Intellectual Property Bureau of the Ministry of Economic Affairs and printed by the Consumer Cooperative 21 478158 Α7 Β7 / Moonstone 1 Modified and supplemented by the Intellectual Property Bureau of the Ministry of Economic Affairs, printed by the Consumer Cooperative of the V. Invention Description () The film formation conditions here are: the high-frequency power frequency applied to the high-frequency electrode is 40.68MHz, and the substrate The frequency of the bias power is 1.6MΗζ, and the substrate bias power ratio is 33.3%. Other film formation conditions are a substrate temperature of 300 ° C and a pressure in the reaction chamber of 200pa. On the other hand, a conventional device (only applying high-frequency power of 13.56 MHz to the high-frequency electrode) was used to perform the same film-forming operation, and a comparison was made (indicated by an X symbol and a dashed line in the ninth figure). The tenth figure is the relationship between the N2O / SiH4 flow ratio and the refractive index of the silicon oxide film. The horizontal axis of the tenth graph is the N20 / SiH4 flow ratio, and the vertical axis is the refractive index. The film formation conditions here are: the high-frequency power frequency applied to the high-frequency electrode is 40 · 68MΗζ, the frequency of the substrate bias power is 1.6MΗζ, and the substrate bias power ratio is 33.3%. Other film formation conditions are a substrate temperature of 300 ° C and a pressure in the reaction chamber of 200pa (indicated by the □ symbol and the solid line in the tenth figure). On the other hand, a conventional device (only applying high-frequency power of 13.56MHz to the high-frequency electrode) was used to perform the same film formation operation (please read the note on the back *-matter and then page 1 ^ 44) -installation-ordering This paper scale applies Chinese National Standards (CNS) mm) 22 478158 A7 B7 V. Description of the invention () and a comparison (indicated by the X symbol and dashed line in the tenth figure) 0 Employee Consumer Cooperatives, Intellectual Property Bureau, Ministry of Economic Affairs The printing is shown in the ninth figure. In the comparative example, when the N20 / SiH4 flow ratio is in the range of 5 to 50, the film formation speed is only between 500 and 1500 A / min. In this embodiment, the SiH4 flow ratios in the reaction gas are 1%, 2%, and 3%, respectively, and the film formation speed is much higher than that in the comparative example. Looking at the data of this embodiment, the larger the SiH4 flow rate ratio, the faster the film formation speed. When the SiH4 flow rate is 1, the film forming speed of about 3000 A / min will be accelerated to 6000 A / min when the flow rate is 3. Examining the siH4 flow rate data one by one, it can be found that in the relationship between the N2O / SiH4 flow rate and the film formation speed, if the NzO / SiH4 flow ratio is in the range of 0 to 10, the film formation speed tends to increase. When the N20 / SiH4 flow ratio is greater than 10, the film formation speed is maintained to a certain extent. Therefore, when using the dual-frequency excitation type plasma CVD apparatus of the present invention, to obtain better film formation speed stability and controllability, it is best to set the N20 / SiH4 flow ratio to 10 or more. As shown in the tenth figure, in the comparative example, when the N20 / SiH4 flow ratio is increased from 10 to about 50, the refractive index will be from about 2 degrees to the Chinese National Standard (CNS) A4 specification (210 /% 7 male 1) Please read · Read * Back. Side-of-Attention · Matters Rebinding Line 23 478158 A7 B7 "li V. Description of the invention () Gradually decreases. When the N20 / SiH4 flow ratio is 50, the refractive index will enter 1.4 to 1 for the first time Within the range of 5. The tenth figure is indicated by oblique lines. The refractive index range of 1.4 to 1.5 is the area where the logical structure of the sio2 is taken. If the refractive index is within this range, the film formed is indeed SiH2. Relative Here, in this application type, if the N20 / SiH4 flow ratio is in the range of 0 to 10, the refractive index will decrease rapidly. When the N2〇 / SiH4 flow ratio is 10, the refractive index will be between 1.4 and 1.5. Range, and then stabilize and maintain within this range. Therefore, when using this creative dual-frequency excitation plasma CVD device, if the N20 / SiH4 flow ratio is set to more than 10, a chemical structure with a chemical quantity can be formed. ; 5 Xi oxide film. (Please read the note of the first a-it ^^ 4 more pages) • Binding-Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs [Example 4] Finally, the method for forming a silicon oxide film according to the present invention will be described with other gases added to the main reaction gas. The effect of the film action. The eleventh figure is a dual-frequency excitation plasma CVD device, which is added in the main reaction gas N20 / SiH4 (indicated by the symbol □ and the solid line in the eleventh figure) and not added (in the eleventh figure). In the eleventh figure, the relationship between the flow rate ratio of N2O / SiH4 and the film formation speed of the Shixi oxide film is indicated by the 0 symbol and the solid line. At this time, the flow rate when helium is added is 800 sccm. The horizontal axis is the flow rate ratio of N20 / SiH4, and the paper size of the paper is applicable to the Chinese National Standard (CNS) A4 specification (210X ^ 7 mm) 24 478158 A7 B7 6η 6, ν correction 丨 supplement 丨 5. Description of the invention () The vertical axis is Film formation speed (A / min) Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs The film formation conditions here are: the high-frequency power frequency applied to the high-frequency electrode is 40.68MHz, and the frequency of the substrate bias power is 1 6MΗζ, the substrate bias power ratio is 33.3%. The film conditions are a substrate temperature of 300 ° C and a pressure in the reaction chamber of 200pa. The twelfth figure shows the addition of helium (indicated by the symbol □ and the solid line in the second figure) and the absence of The eleventh figure is represented by 0 symbol and solid line), the relationship between the flow rate ratio of N2〇 / SiH4 and the refractive index of Shixi oxide film. The horizontal axis of the twelfth figure is the flow rate ratio of N20 / SiH4, and the vertical axis is Refractive index. The film formation conditions here are as follows: the frequency of the high-frequency power applied to the high-frequency electrode is 40.68 MHz, the frequency of the substrate bias power is 1.6 MHz, and the substrate bias power ratio is 33.3%. Other film formation conditions are a substrate temperature of 300 ° C and a pressure in the reaction chamber of 200pa. As can be seen from the eleventh figure, if helium is added, when N20 / SiH4 (please read the note on the back side first, and then the page). Binding and Binding ---- This paper size applies the Chinese National Standard (CNS) A4 Specifications (210X 297 mm) 478158 A7 B7 25 25 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Description of the invention () When the flow ratio exceeds 10, the film formation speed will decrease rapidly. When helium with a flow rate of 800 sccm is added, the film formation speed of about 500 A / min can be maintained even when the N2O / SiH4 flow ratio exceeds 10. Therefore, even if gas is added and the flow rate ratio of N2O / SiH4 is changed, the high-speed film formation of the stone evening oxide film can maintain a stable state. It can be seen from the twelfth figure that compared with the addition of helium and without the addition of helium, the slope of the change in the N20 / SiH4 flow rate and the refractive index becomes smaller, and the N20 / SiH4 flow rate will enter the refractive index 1.4 from a smaller area To 1.5 (stoichiometric structure area). Therefore, from the point of view of the composition of the silicon oxide film, the addition of helium will improve the stability. From Example 1 to Example 4, it can be known that using this unique dual-frequency excitation type plasma CVD device and reaction gas (adding other gases such as helium to the main reaction gas with a N20 / SiH4 flow ratio greater than 10), Accelerate the film formation speed of the silicon oxide film and improve the insulation withstand voltage. The formed silicon oxide film is suitable for interlayer insulation films that require high step coverage, and gateway insulation films that require high reliability on the pressure-resistant surface. [Effects of the Invention] Based on the above, the present invention uses a double equipped with a special matching device (please read the notes on the back and front, and then the page).

、1T 線 本紙張尺度適用中國國家標準(CNS ) Α4規格(210 Χ&7公釐) 478158 A7 B7 修正補充 五、發明說明() 頻激勵型電漿CVD裝置,可提昇能源使用效率、加 速成膜速度,透過基板偏壓電力的施加作用加速成膜 速度,故梯階覆蓋良好。因此,和四乙基氧矽酸鹽矽 氧化膜一樣,可將爾來不適_用於層間絕緣膜的 N20/SiH4矽氧化膜使用於層間絕緣膜,還可提昇成膜 的品質及絕緣耐壓,同樣適用於閘道絕緣膜。故可解 決四乙基氧矽酸鹽矽氧化膜的諸多缺點,例如原料氣 體的處理難易度及成本,提昇較薄膜電晶體的良率。 (請先閱讀背面之注意事項再填寫本頁) -------訂---------線. 經濟部智慧財產局員工消費合作社印製 26 本紙張尺度適用中國國家標準(CNS)A4規格mo X 297公釐) 4/^158 月/ jn餘·正 補充' 五、發明說明() 【圖式簡單說明】 第一圖為以矽氧化膜之成膜方法形成的雙頻激勵型電 漿CVD裝置概略架構剖面圖。 第二圖為同一高頻電極端匹配器内,微調電容器的具 體架構平面圖。 第三圖為順著第二圖III-III線的剖面圖。 第四A至C圖為採用矽氧化膜之成膜方法的TFT製 造方法製程順序圖。 第五圖為採用同一成膜法的另一雙頻激勵型電漿 CVD裝置剖面圖。 第六圖為本發明實施例1的結果圖,讓基板偏壓電力 比產生變化時,N2〇/SiH4流量比和成膜速度的關係 圖。 第七圖為本發明實施例2的結果圖,基板偏壓電力比 和矽氧化膜絕緣耐壓的關係圖。 第八圖為本發明實施例2的結果圖,不施加基板偏壓 電力時,N20/SiH4流量比和矽氧化膜絕緣耐壓的關係 圖。 第九圖為本發明實施例3的結果圖,讓反應氣體中的 27 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) 0 訂·--------線· 經濟部智慧財產局員工消費合作社印製 478158 A7 B7 修正 五、發明說明()1. The paper size of the 1T line is applicable to the Chinese National Standard (CNS) A4 specification (210 X & 7 mm) 478158 A7 B7 Amendment Supplement V. Description of the invention () Frequency-excitation plasma CVD device can improve energy efficiency and accelerate The film speed is accelerated by the application of substrate bias power, so the step coverage is good. Therefore, as with the tetraethyloxysilicate silicon oxide film, it is not suitable for use here. N20 / SiH4 silicon oxide film for interlayer insulation film is used for interlayer insulation film, which can also improve the quality of the film and the insulation withstand voltage. , The same applies to the gate insulation film. Therefore, it can solve many shortcomings of the tetraethyl oxysilicate silicon oxide film, such as the ease and cost of processing the raw material gas, and improve the yield of the thin film transistor. (Please read the precautions on the back before filling this page) ------- Order --------- Line. Printed by the Consumers' Cooperatives of the Intellectual Property Bureau of the Ministry of Economics 26 This paper size applies to Chinese national standards (CNS) A4 size mo X 297 mm) 4 / ^ 158 month / jn Yu · Zheng added 'V. Description of the invention () [Simplified illustration of the figure] The first picture is a double film formed by a silicon oxide film forming method A schematic cross-sectional view of the frequency-excited plasma CVD apparatus. The second figure is a plan view of the specific structure of the trimmer capacitor in the same high-frequency electrode terminal matcher. The third figure is a sectional view taken along the line III-III of the second figure. The fourth diagrams A to C are process sequence diagrams of a TFT manufacturing method using a silicon oxide film formation method. The fifth figure is a cross-sectional view of another dual-frequency excitation type plasma CVD apparatus using the same film formation method. The sixth graph is a result graph of Example 1 of the present invention. When the substrate bias power ratio is changed, the relationship between the N20 / SiH4 flow rate and the film formation speed is shown. The seventh graph is a result graph of Example 2 of the present invention, and a graph showing the relationship between the substrate bias power ratio and the dielectric withstand voltage of the silicon oxide film. The eighth figure is a result chart of Example 2 of the present invention. When no substrate bias power is applied, the relationship between the N20 / SiH4 flow ratio and the silicon dielectric film withstand voltage is shown. The ninth figure is the result chart of Example 3 of the present invention, so that 27 paper sizes in the reaction gas are applicable to the Chinese National Standard (CNS) A4 specification (210 X 297 mm) (Please read the precautions on the back before filling this page ) 0 Order · -------- Line · Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 478158 A7 B7 Amendment V. Description of Invention ()

SiH4流量比產生變化時,N20/SiH4流量比和矽氧化膜 成膜速度的關係圖。 第十圖為本發明實施例3的結果圖,N2〇/SiH4流量比 和矽氧化膜折射係數的關係圖。 第十^一圖為本發明實施例4的結果圖’在主反應氣體 中添加/不添加氦時,N2〇/SiH4流量比和石夕氧化膜成膜 速度的關係圖。 第十二圖為本發明實施例4的結果圖,在主反應氣體 中添加/不添加氦時,N20/SiH4流量比和矽氧化膜折射 係數的關係圖。 第十三圖為習知上閘道結構的TFT剖面圖。 : ;-------------訂---------^ IAWI (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 28 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 478158 A7 B7 補惠 經濟部智慧財產局員工消費合作社印製 五、發明說明() 圖式元件符號說明 1電漿CVD裝置 2反應室 3南頻電極 5被處理基板 6基座電極 7外殼 8、16整合迴路 9高頻電極端匹配器 10第1高頻電源 Π基座電極端匹配器 18第2高頻電源 20微調電容器 20a、20b (微調電容器的)電極 33閘道絕緣膜 37層間絕緣膜 45薄膜電晶體 (請先閱讀背面之注意事項再填寫本頁) -IAW--------^ ---------^ 1^ 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)When the SiH4 flow rate changes, the relationship between the N20 / SiH4 flow rate and the film formation speed of the silicon oxide film is shown. The tenth figure is a result chart of Example 3 of the present invention, and the relationship between the N2O / SiH4 flow ratio and the refractive index of the silicon oxide film. The eleventh graph is a graph of the result of Example 4 of the present invention 'when the helium is added or not added to the main reaction gas, and the relationship between the flow rate ratio of N2O / SiH4 and the film-forming speed of the Shixi oxide film. The twelfth figure is a result chart of Example 4 of the present invention. The relationship between the N20 / SiH4 flow ratio and the refractive index of the silicon oxide film when helium is added or not added to the main reaction gas. The thirteenth figure is a TFT cross-sectional view of a conventional upper gate structure. :; ------------- Order --------- ^ IAWI (Please read the notes on the back before filling out this page) Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 28 This paper size is in accordance with Chinese National Standard (CNS) A4 (210 X 297 mm) 478158 A7 B7 Printed by the Consumers ’Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Description of the invention () Schematic component symbol description 1 Plasma CVD Device 2 reaction chamber 3 south frequency electrode 5 substrate to be processed 6 base electrode 7 housing 8, 16 integrated circuit 9 high frequency electrode terminal matcher 10 first high frequency power source Π base electrode terminal matcher 18 second high frequency power source 20 Trim capacitors 20a, 20b (of trimmer capacitors) electrode 33 gateway insulation film 37 interlayer insulation film 45 thin film transistor (please read the precautions on the back before filling this page) -IAW -------- ^- ------- ^ 1 ^ This paper size applies to China National Standard (CNS) A4 (210 X 297 mm)

Claims (1)

六、申請專利範圍 【申請專利範圍】 • 一㈣氧域之成财法,其特㈣:高頻電極 與第1高頻電源連接,高頻電極端匹配器備有可 整合第1高頻電源和高頻電極之間阻抗的整合迴 路,·基座電極和高頻電極處於相對位置,和第2 咼頻電源連接,支撐著被處理基板;基座電極端 匹配器備有整合迴路,可整合第2高頻電源和基 座電極之間的阻抗;該矽氧化膜之成膜方法採用 雙頻激勵型電漿CVD裝置,高頻電極端匹配器的 整合迴路中,形成至少有一個微調電容器的兩種 電極,其中一種電極為高頻電極;基座電極上裝 置著被處理基板,分別對高頻電極和基座電極施 加高頻電力,以反應氣體中矽甲烷、氧化亞氮的 混合氣體流量比為10%到50%使其產生電漿,進 而在被處理基板上形成矽氧化膜。 2·如申請專利範圍第1項所述之矽氧化膜之成膜方 /去’其中’石夕甲烧和氧化亞氣的最小流量比為1 〇。 本紙張尺度適w屮關未標準(CNS)A4規格(21〇 X 297公釐) 申請專利範圍 如申睛專利範圍第1項所述之石夕氧化膜之成膜方 去,其中,以氦、氫、氙、氧、氬、氮中的任何一 種或混合氣體做為反應氣體中的其它氣體。 如申请專利範圍第1項所述之矽氧化膜之成膜方 法’其中,高頻電極上的高頻電力之頻率範圍介 於13.56MHz到l〇OMHz之間,基座電極上的高頻 電力之頻率範圍介於50kHz到1·6ΜΗζ之間。 如申請專利範圍第1項所述之矽氧化膜之成膜方 法’其中,使用雙頻激勵型電漿CVD裝置,高頻 電極端匹配器的外殼側壁和供電線呈非平行狀, 外殼侧壁由具有供電線和整合迴路的導電體構 成’供電線將第1高頻電源送出的高頻電力經由 整合迴路送到高頻電極。 一種製造薄膜電晶體之方法,包括: 在基板上形成半導體層; 採用反應氣體對基板曝光以在該半導體層上形 478158 B8 C8 D8 ▽、申請專利範圍 成閘絕緣體’其中該反應氣體為包含具有介於1()到 50%流量的甲矽烷與氧化亞氮之混合氣體; 在閘絕緣體上形成閘電極;在除了閘電極以下之半導體層中形成源極區域與 汲極區域; 採用反應氣體對基板曝光以在基板去形成間隙 (interspacing)絕緣體,其中該反應氣體為包含具 有介於10到50%的流量之甲矽烷與氧化亞氮之混合 氣體;以及 在間隙絕緣體上形成源極電極與汲極電極。 7、如申請專利範圍第6項所述之方法,更包括: 透過5亥基板去形成純化層;以及 在鈍化層上形成像素電極。卜如申請專圍第7項所叙方法,其中該純化 層包含氮化石夕層。 9、如申請專利範圍第6項/斤述之方法,其中該問絕 本紙張尺度翻家標準(CNS)A4 (請先閱讀背面之注意事項再填寫本頁) n n n n 訂i I n n If •線丨— n n / · 六 申請專利範圍 緣層包含氮化矽層 10、如申請專利範圍第6 層包含氧化矽層。 項所述之方法,其中該間隙 11、 申請專利範圍第6 貞所柄方法’其中在混合氣 中氧化亞—的比率至少為丨〇。12、 ㈣請專利範㈣6項所狀方法,其中該反應 A體更包含從包括氦、氣、氤、氧、氩、氮群族中 選取的任何一種或混合氣體。 13、如申請專利範圍第6項所述之方法, 體層是非晶質矽。 其中該半導 14、如申請專利範圍第6項所述之方法, 體層是複晶矽。 其中該半導 15 、一種電漿化學氣相沉積(CVD)裝置,包括 33 本紙張尺度賴+ ®國家標準(CNS)A4規袼(21^ X 297公爱) (請先閲讀背面之注意事項再填寫本頁)6. Scope of patent application [Scope of patent application] • A method of making money in the oxygen domain, its special features: high-frequency electrode is connected to the first high-frequency power supply, and the high-frequency electrode terminal matching device is equipped to integrate the first high-frequency power supply Integrated circuit of impedance between the high-frequency electrode and the base electrode and the high-frequency electrode are in a relative position and connected to the second high-frequency power source to support the substrate to be processed; the base electrode terminal matching device is provided with an integrated circuit for integration The impedance between the second high-frequency power source and the base electrode; the method for forming the silicon oxide film uses a dual-frequency excitation type plasma CVD device, and an integrated circuit of a high-frequency electrode terminal matcher forms at least one trimmer capacitor. Two types of electrodes, one of which is a high-frequency electrode; the substrate to be processed is mounted on the base electrode, and high-frequency power is applied to the high-frequency electrode and the base electrode, respectively, in order to react the mixed gas flow rate of silicon methane and nitrous oxide in the reaction gas. A ratio of 10% to 50% causes it to generate a plasma, thereby forming a silicon oxide film on the substrate to be processed. 2. The film formation method / removal of the silicon oxide film as described in item 1 of the scope of the patent application, wherein the minimum flow rate ratio of the stone sintering and suboxidation is 10. The size of this paper is suitable for the standard (CNS) A4 (21 × 297 mm). The scope of the patent application is the film formation of the Shixi oxide film described in the first item of the patent scope. Among them, helium Any one of hydrogen, xenon, oxygen, argon, and nitrogen or a mixed gas is used as the other gas in the reaction gas. The method for forming a silicon oxide film according to item 1 of the scope of the patent application, wherein the frequency range of the high-frequency power on the high-frequency electrode is between 13.56 MHz and 100 MHz, and the high-frequency power on the base electrode is The frequency range is between 50kHz and 1.6MΗζ. According to the method for forming a silicon oxide film described in item 1 of the scope of the patent application, wherein a dual-frequency excitation type plasma CVD device is used, the side wall of the casing and the power supply line of the high-frequency electrode terminal matcher are non-parallel, and the side wall of the casing The power supply line is composed of a conductor having a power supply line and an integrated circuit. The power supply line sends high-frequency power from the first high-frequency power supply to the high-frequency electrode through the integrated circuit. A method for manufacturing a thin film transistor, comprising: forming a semiconductor layer on a substrate; exposing the substrate with a reactive gas to form a semiconductor layer on the semiconductor layer 478158 B8 C8 D8 ▽, applying a patent for a gated insulator 'wherein the reactive gas includes A mixed gas of silane and nitrous oxide with a flow rate of 1 () to 50%; forming a gate electrode on a gate insulator; forming a source region and a drain region in a semiconductor layer except the gate electrode; using a reactive gas pair Exposing the substrate to form an interspacing insulator on the substrate, wherein the reactive gas is a mixed gas containing silane and nitrous oxide with a flow rate of 10 to 50%; and forming a source electrode and a drain on the interstitial insulator Electrode. 7. The method according to item 6 of the scope of patent application, further comprising: forming a purification layer through the substrate; and forming a pixel electrode on the passivation layer. The method described in item 7 of the application, wherein the purification layer includes a nitrided layer. 9. If the method of applying for the scope of patent application item 6 / catholic method, in which the paper size standard (CNS) A4 (Please read the precautions on the back before filling this page) nnnn Order i I nn If • Line丨 — nn / · Six patent application scopes The edge layer includes a silicon nitride layer 10, for example, the sixth patent application scope includes a silicon oxide layer. The method according to the above item, wherein the gap 11, the patent application scope No. 6 Zhengsuo handle method, wherein the ratio of sub-oxidation in the mixed gas is at least 丨 0. 12. The method described in item 6 of the patent application, wherein the reaction body A further comprises any one or mixed gas selected from the group consisting of helium, gas, krypton, oxygen, argon, and nitrogen. 13. The method as described in item 6 of the scope of patent application, wherein the bulk layer is amorphous silicon. Wherein the semiconductor 14, the method described in item 6 of the scope of patent application, the bulk layer is polycrystalline silicon. Among them, the semiconducting 15, a plasma chemical vapor deposition (CVD) device, including 33 paper size Lai + ® National Standard (CNS) A4 regulations (21 ^ X 297 public love) (Please read the precautions on the back first (Fill in this page again) 六、申請專利範圍 第一頻率電源; 連接到第一頻率電源之第一電極; —第一匹配器Uatch box)包含在第一頻率電源與 第—電極之間的第一匹配電路; 第二頻率電源,· 連接到第二頻率電源之基座,(suscept〇r)電極’· 第二匹配器包含在第二頻率電源與基座電極之間 的第二匹配電路。 16如申凊專利範圍第15項所述之裳置,其中該第一 匹配電路包含可調之電容器。 17、如申請專利範圍第項所述之裝置,其中該可調 之電容器包括: 一軸附著於第一電極; 一可調電容器電極依附於該軸且大致與第一電極 平行排列;以及 一絕緣盤依附於該軸且排列在第一電極與可調之 ___ 34 本紐尺度適用中國國家標準(CNS)A4規格(210 X 297公楚) 六、申請專利範圍 電容器電極之間。 18、=糾娜15w^,其中應用到 = 一頻率電源到第-電極的電力之頻率是介於 U.56 到 ι〇ΟΜΗζ之間。 19、如申請專利範圍第15項述之 痛 … 1其中應用到 攸弟二頻率電源到基座電極的電力之頻率是介於 5〇kHz 到 1· 6ΜΗΖ 之間。 、 20如申清專利範圍第彳ς j苜印·;十、+壯姐 … 關弟15項所逃之裝置,其中應用於 攸第-頻率電源到第一電極的電力之頻率大約η 線 40· 68ΜΗ2。 ^ 27· 12MIL· 2卜如中請專利範圍第15項所述之裝置,其中應用到 從第-頻率電源到第一電極的電力之頻率大約是 其中應用到 22、如申請專利範圍第15項所述之裝置, 35 X 297公釐) 478158 A8SSD8 六、申請專利範圍 基座電極的電力之頻率是介於50kHz到1. 6MHz之 間。 23、 如申請專利範圍第π項所述之裝置,其中該第一 匹配器包括: 一具有側壁之外殼;以及 連接在第一頻率電源與第一電極之間的饋電線 (feedwire)及從第一頻率電源供應電力到第一電 極;其中該饋電線是與該侧壁不平行的。 24、 如申請專利範圍第23項所述之裝置,其中該外殼 圍繞該饋電線。 25、-種製造薄膜電晶體之方法,採用包括第一頻率 電源,連接到第一頻率電源之第一電極,第二頻 率電源,連接到第二頻率電源之第二電極,及一 惰性氣體之電衆化學氣相沉積(CVD) |置,該方 法包括: 在基板上形成半導體層; ______ 36 本紙張尺刪_ — 1 1 --------訂---------線 (請先閱讀背面之注意事項再填寫本頁) 478158 A8B8C8D8 經濟部智慧財產局員工消費合作社印製 六、申請專利範圍 在該CVD裝置之第二電極上放置該基板; 從第一頻率電源應用具有第一頻率的電力到第一 電極,當從第二頻率電源應用具有第二頻率的電力到 第二電極,而且當經由該惰性氣體去對該基板提供反應 氣體以在該半導體層上形成閘絕緣體; 在閘絕緣體上形成閘電極 在半導體層中形成源極區域與汲極區域; 在基板去形成間隙絕緣體,以及 在間隙絕緣體上去形成源極電極與汲極電極而且 個別地與源極區域及汲極區域接觸。 26、 如申請專利範圍第25項所述之方法,其中該反應 氣體包含具有介於10到50%流量的甲梦烧與氧 化亞氮之混合氣體。 27、 如申請專利範圍第26項所述之方法,其中在混合 氣體中乳化亞氣對碎曱烧的比率至少為Μ 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)一""'------ —_6. The scope of the patent application: the first frequency power supply; the first electrode connected to the first frequency power supply; the first matcher Uatch box) includes a first matching circuit between the first frequency power supply and the first electrode; the second frequency The power source, the susceptor electrode connected to the base of the second frequency power source. The second matching device includes a second matching circuit between the second frequency power source and the base electrode. 16 The device of claim 15 in the patent scope, wherein the first matching circuit includes an adjustable capacitor. 17. The device according to item 1 of the scope of patent application, wherein the adjustable capacitor comprises: a shaft attached to the first electrode; an adjustable capacitor electrode attached to the shaft and arranged substantially parallel to the first electrode; and an insulating disk Depends on the axis and is arranged between the first electrode and the adjustable ___ 34 This button scale is applicable to the Chinese National Standard (CNS) A4 specification (210 X 297 Gongchu) 6. The scope of the patent application capacitor electrodes. 18. = Correction 15w ^, where the frequency of the electric power applied to the first-frequency electrode to the first-frequency electrode is between U.56 and ιΟΜΜζ. 19. The pain described in item 15 of the scope of the patent application ... 1 Where the frequency of the power applied to the second-frequency power source to the base electrode is between 50kHz and 1.6MZZ. 20, as claimed in the patent application No. 彳 ς j 苜 印 ·; 10, + strong sister ... Guan Di escaped from the 15 items, in which the frequency of the power applied to the first electrode from the frequency source to the first electrode is approximately η line 40 68MΗ2. ^ 27 · 12MIL · 2 The device described in item 15 of the patent scope, wherein the frequency of the power applied to the first-frequency power source to the first electrode is about which is applied to 22, such as the scope of patent application item 15 6MHz 之间。 The device described, 35 X 297 mm) 478158 A8SSD8 Six, patent application range The frequency of the power of the base electrode is between 50kHz to 1.6MHz. 23. The device according to item π of the patent application range, wherein the first matching device comprises: a housing having a side wall; and a feedwire connected between the first frequency power source and the first electrode, and A frequency power source supplies power to the first electrode; wherein the feed line is non-parallel to the sidewall. 24. The device according to item 23 of the scope of patent application, wherein the casing surrounds the feeder. 25. A method for manufacturing a thin film transistor, including a first frequency power source, a first electrode connected to the first frequency power source, a second frequency power source, a second electrode connected to the second frequency power source, and an inert gas. CVD chemical vapor deposition (CVD), the method includes: forming a semiconductor layer on the substrate; ______ 36 paper rule deleted _ — 1 1 -------- order -------- -Line (please read the precautions on the back before filling this page) 478158 A8B8C8D8 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 6. The scope of patent application Place the substrate on the second electrode of the CVD device; Power from the first frequency Applying power with a first frequency to the first electrode, when applying power with a second frequency to the second electrode from a second frequency power source, and when supplying a reactive gas to the substrate via the inert gas to form on the semiconductor layer Gate insulator; forming a gate electrode on the gate insulator; forming a source region and a drain region in the semiconductor layer; forming a gap insulator on the substrate; and forming a source on the gap insulator Electrode and drain electrode and individually contact with the source region and drain region. 26. The method as described in item 25 of the scope of patent application, wherein the reaction gas comprises a mixed gas of metamycin and nitrous oxide having a flow rate of 10 to 50%. 27. The method as described in item 26 of the scope of the patent application, wherein the ratio of emulsified sub-gas to crushed scorch in the mixed gas is at least M. This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm). A " " '------ --_ >、申請專利範圍 28、如申請專利範圍第25項所述之方法,其中該反應 經濟部智慧財產局員工消費合作社印製 氣體更包含從包括氦、氫、氙、氧、氬、氮群族中 選取的任何一種或混合氣體。 29、 如申請專利範圍第25項所述之方法,其中該半導 體層包括非晶質石夕。 30、 如申請專利範圍第25項所述之方法,其中該半導 體層包括複晶石夕。 31、 如申請專利範圍第25項所述之方法,其中第一頻 率是介於13· 56 MHz到100MHz之間。 32、 如申請專利範圍第25項所述之方法,其中第二頻 率是介於50kHz到1. 6MHz之間。 33、如申請專利範圍第25項所述之方法,其中 瓶 38 頻 本錄尺i用標準(⑶―規格⑽χ撕公楚)-— -___ (請先閱讀背面之注意事項再填寫本頁) · 訂---------線 —^1!..---------- 六、申請專利範圍 率大約是40. 68MHZ。 34如申请專利範圍第25項所述之方法,其中第一頻 率大約是27· 12MHz。 35、如申請專利範圍第25項所述之方法,其中在基板 形成間隙絕緣體包括: 在該CVD裝置之第二電極上放置該基板;以及 從第一頻率電源應用具有第一頻率的電力到第一 電極,當從第二頻率電源應用具有第二頻率的電力到 第二電極,而且當經由該惰性氣體去對該基板提供反應 氣體。 〜 36、一種製造薄膜電晶體之方法,採用包括第一頻率 電源,連接到第一頻率電源之第一電極,第二頻 率電源,連接到第二頻率電源之第二電極,及一 惰性氣體之電漿化學氣相沉積(CVD)裝置,該方 法包括·· 在基板上形成半導體層; 999988 ABCD> Patent application range 28, The method described in item 25 of the patent application range, wherein the printed gases of the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs further include helium, hydrogen, xenon, oxygen, argon, nitrogen groups Any one or mixed gas selected from the family. 29. The method according to item 25 of the scope of patent application, wherein the semiconductor layer comprises an amorphous stone. 30. The method according to item 25 of the scope of patent application, wherein the semiconductor layer comprises polycrystalline spar. 31. The method according to item 25 of the scope of patent application, wherein the first frequency is between 13.56 MHz and 100 MHz. 32. The method according to item 25 of the scope of patent application, wherein the second frequency is between 50 kHz and 1.6 MHz. 33. The method as described in item 25 of the scope of patent application, in which the standard of the 38 frequency book recorder is used (⑶―Specifications ⑽χ Teag Chuchu) --- -___ (Please read the precautions on the back before filling this page) · Order --------- line— ^ 1! ..---------- 6. The scope of patent application is about 40. 68MHZ. 34. The method according to item 25 of the scope of patent application, wherein the first frequency is approximately 27 · 12 MHz. 35. The method of claim 25, wherein forming a gap insulator on a substrate comprises: placing the substrate on a second electrode of the CVD device; and applying power having a first frequency from a first frequency power source to a first An electrode, when a power having a second frequency is applied to the second electrode from a second frequency power source, and a reactive gas is provided to the substrate via the inert gas. 36. A method for manufacturing a thin film transistor, including a first frequency power source, a first electrode connected to the first frequency power source, a second frequency power source, a second electrode connected to the second frequency power source, and an inert gas. Plasma chemical vapor deposition (CVD) device, the method comprising: forming a semiconductor layer on a substrate; 999988 ABCD 經濟部智慧財產局員工消費合作社印製 478158 在閘絕緣體上形成閘電極; 在半導體層巾形錢極區域與祕區域; 在該CVD裝置之第二電極上放置該基板; 從第一頻率電源應用具有帛一頻率的電力到第— 電極’當從第二頻率電源應用具,有第二頻率的電力到 第二電極’而且當經由該惰性氣體去對該基板提供反應 氣體以透過該基板去形成間隙絕緣體;以及 在間隙絕緣體上去形成源極電極與沒極電極而且 個別地與源極區域與汲極區域接觸。 37、 如申請專利範圍第36項所述之方法,其中該反應 氣體包含具有介於10到50%流量的甲矽烷與氧 化亞氮之混合氣體。 38、 如申請專利範圍第37項所述之方法,其中在7人 氣體中矽甲烷與氧化亞氮的比率至少為。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公爱〉 ' —Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 478158 Forming the gate electrode on the gate insulator; In the semiconductor layer towel-shaped money pole area and the secret area; Placing the substrate on the second electrode of the CVD device; Application from the first frequency power supply Electric power having a first frequency to the first electrode 'When applied from a second-frequency power source, electric power having a second frequency to the second electrode' and when a reactive gas is provided to the substrate via the inert gas to pass through the substrate to form A gap insulator; and forming a source electrode and a non-electrode on the gap insulator and individually contacting the source region and the drain region. 37. The method according to item 36 of the application, wherein the reaction gas comprises a mixed gas of silane and nitrous oxide having a flow rate of 10 to 50%. 38. The method as described in item 37 of the scope of patent application, wherein the ratio of silicon dioxide to nitrous oxide in the 7-person gas is at least. This paper size is applicable to China National Standard (CNS) A4 (210 X 297 Public Love) '— 1 〕 經濟部智慧財產局員工消費合作社印製1] Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs /、、申請專利範圍 39、如中請專利範圍第36項所述之方法,其中該反應 氣體更包含從包括氦、氳、氙、氧、氬、氮群族中 選取的任何一種或混合氣體。 4〇如申睛專利範圍第36項所述之方法,其中該半導 體層包括非晶質矽。,… 1如申凊專利範圍第36項所述之方法,其中該半導 體層包括複晶矽。 42、如申請專利範圍第36項所述之方法,其中第一頻 率是介於13· 56 MHz到100MHz之間。 43、如申請專利範圍第36項所述之方法,其中第二頻 率是介於50kHz到1. 6MHz之間。 44、如申請專利範圍第36項所述之方法,其中第— 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 頻 (請先閱讀背面之注意事項再填寫本頁)/ 、、 Applicable patent scope 39. The method described in item 36 of the patent scope, wherein the reaction gas further comprises any one or mixed gas selected from the group consisting of helium, krypton, xenon, oxygen, argon, and nitrogen. . 40. The method of claim 36 in the patent scope, wherein the semiconductor layer includes amorphous silicon. 1. The method as described in claim 36 of the patent application, wherein the semiconductor layer includes polycrystalline silicon. 42. The method according to item 36 of the scope of patent application, wherein the first frequency is between 13.56 MHz and 100 MHz. 43. The method as described in claim 36, wherein the second frequency is between 50 kHz and 1.6 MHz. 44. The method as described in item 36 of the scope of patent application, where-the paper size applies to the Chinese National Standard (CNS) A4 specification (210 X 297 mm) frequency (please read the precautions on the back before filling this page) 478158 A8 B8 C8 D8 六、申請專利範圍 率大約是40· 68MHz。 45、如申請專利範圍第36項所述之方法,其中第一頻 率大約是27. 12MHz。 ------—— —— !· (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 J , n n ϋ· n fla— · — I mm an·· I 1- 42 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)478158 A8 B8 C8 D8 VI. Patent application rate The rate is approximately 40 · 68MHz. 45. The method according to item 36 of the scope of patent application, wherein the first frequency is approximately 27.12 MHz. ------—— ——! · (Please read the notes on the back before filling out this page) Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs, J, nn ϋ · n fla— · — I mm an ·· I 1- 42 This paper applies Chinese national standards (CNS) A4 size (210 X 297 mm)
TW88121761A 1999-12-13 1999-12-13 Silicon oxide film forming method and manufacturing method of thin-film transistor TW478158B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW88121761A TW478158B (en) 1999-12-13 1999-12-13 Silicon oxide film forming method and manufacturing method of thin-film transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW88121761A TW478158B (en) 1999-12-13 1999-12-13 Silicon oxide film forming method and manufacturing method of thin-film transistor

Publications (1)

Publication Number Publication Date
TW478158B true TW478158B (en) 2002-03-01

Family

ID=21643358

Family Applications (1)

Application Number Title Priority Date Filing Date
TW88121761A TW478158B (en) 1999-12-13 1999-12-13 Silicon oxide film forming method and manufacturing method of thin-film transistor

Country Status (1)

Country Link
TW (1) TW478158B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7294553B2 (en) * 2002-05-29 2007-11-13 Infineon Technologies Ag Plasma-enhanced chemical vapour deposition process for depositing silicon nitride or silicon oxynitride, process for producing one such layer arrangement, and layer arrangement
CN111164235A (en) * 2017-10-10 2020-05-15 东京毅力科创株式会社 Film forming method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7294553B2 (en) * 2002-05-29 2007-11-13 Infineon Technologies Ag Plasma-enhanced chemical vapour deposition process for depositing silicon nitride or silicon oxynitride, process for producing one such layer arrangement, and layer arrangement
CN111164235A (en) * 2017-10-10 2020-05-15 东京毅力科创株式会社 Film forming method
CN111164235B (en) * 2017-10-10 2022-03-18 东京毅力科创株式会社 Film forming method

Similar Documents

Publication Publication Date Title
JP3818561B2 (en) Method for forming silicon oxide film and method for manufacturing thin film transistor
US20040209005A1 (en) Film-forming method, method of manufacturing semiconductor device, semiconductor device, method of manufacturing display device, and display device
KR101840183B1 (en) Method for manufacturing microcrystalline semiconductor film and semiconductor device
US6037017A (en) Method for formation of multilayer film
TW466588B (en) Semiconductor thin film, semiconductor device employing the same, methods for manufacturing the same and device for manufacturing a semiconductor thin film
CN102386072B (en) The manufacture method of microcrystalline semiconductor film and the manufacture method of semiconductor device
CN102136498A (en) Thin film transistor
US7294553B2 (en) Plasma-enhanced chemical vapour deposition process for depositing silicon nitride or silicon oxynitride, process for producing one such layer arrangement, and layer arrangement
KR20110021654A (en) Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
KR20120022568A (en) Method for forming microcrystalline semiconductor film and method for manufacturing semiconductor device
TWI497724B (en) Thin film transistor and manufacturing method thereof
TW201005802A (en) Plasma processing apparatus and method for manufacturing semiconductor device
CN103730515A (en) Semiconductor device
TW201140847A (en) Thin film transistor
JPH08228011A (en) Semiconductor device and manufacture thereof
CN102243992A (en) Method for manufacturing microcrystalline semiconductor film and method for manufacturing semiconductor device
JP2009054996A (en) Method of manufacturing display device
CN105513960A (en) Deposition method of silicon oxide thin film and preparation method of low temperature polycrystalline silicon TFT substrate
KR101132119B1 (en) array substrate of liquid crystal display and fabrication method thereof
KR20120003374A (en) Semiconductor device and manufacturing method thereof
TW478158B (en) Silicon oxide film forming method and manufacturing method of thin-film transistor
KR101380876B1 (en) Metal line, method of forming the same and a display using the same
US7446023B2 (en) High-density plasma hydrogenation
JP3452679B2 (en) Method of manufacturing thin film transistor, thin film transistor and liquid crystal display
JPH04304677A (en) Amorphous silicon thin film semiconductor device and manufacture thereof

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MK4A Expiration of patent term of an invention patent