TW477044B - Structure and method to provide highly thermally conductive interface between semiconductor chip devices and lid structures - Google Patents

Structure and method to provide highly thermally conductive interface between semiconductor chip devices and lid structures Download PDF

Info

Publication number
TW477044B
TW477044B TW089121200A TW89121200A TW477044B TW 477044 B TW477044 B TW 477044B TW 089121200 A TW089121200 A TW 089121200A TW 89121200 A TW89121200 A TW 89121200A TW 477044 B TW477044 B TW 477044B
Authority
TW
Taiwan
Prior art keywords
patent application
scope
cover
tin
item
Prior art date
Application number
TW089121200A
Other languages
Chinese (zh)
Inventor
Benjamin V Fasano
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of TW477044B publication Critical patent/TW477044B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors

Abstract

In order to provide a high thermal conductivity path between one or more semiconductor chips and an overlying lid structure, a wettable wicking material is employed. In particular, wicking material is disposed between one or more chips and an overlying lid structure. One or more apertures in the lid provide a flow path for a meltable infiltrant such as solder which, upon heating, flows through an aperture in the lid and uniformly wets the wicking material. The process is thermally consistent with concomitant thermal processes which are meant to provide curing of materials designed to seal the lid structure to an underlying substrate.

Description

477044 五、發明說明(1) 發明背景 本發明大體上指向用以提供在半導體晶片及在其上及/ 或密封這類晶片之蓋間之介面。更特別地,本發明係指 向一系統,其中,一如焊錫之低熔點滲透物係配置遍及一 浸錫材料,其係接著配置於一晶片及一蓋或帽結構。甚至 更特別地,本發明係指向一方法,其中配置一低熔點滲透 物在一封裝蓋之開口上而引起熔化並流入在該晶片上可壓 結體件 導免 該導每 該導元似向度 在傳近 從半子類傾溫 置熱接 有止電。也面 配之一 具防之要統接 含的於 ,須上重系持 包目限 中必度更及保 賴之受 造是密得片以 仰熱般 製也片變晶能 勢除一 統待晶題、熱 驅移料 系期於問置之 的面材 子可用熱裝生 能背膏 電度。散體產 熱置熱 之高境使導除 除裝, 置是環已半移 移路而 裝只之加作中。中電然 路不值增操置準組體。 電熱界續下裝位模積料 。體除臨持率該界量該材 料導移達之頻自臨能從膏 材半中到度增常過高於熱 錫用統度密漸經超從基之 浸使系溫裝在須升種及間 之在及面封,必上 一片構 縮 構接在地致於 晶結477044 V. Description of the invention (1) Background of the invention The present invention is generally directed to providing an interface between a semiconductor wafer and a cover thereon and / or sealing such a wafer. More particularly, the present invention is directed to a system in which a low melting point permeate, such as solder, is disposed throughout a dipping material, which is then disposed on a wafer and a lid or cap structure. Even more particularly, the present invention is directed to a method in which a low melting point permeate is disposed on an opening of a packaging lid to cause melting and flow into the wafer. A compactable body member is prevented from directing the guide element. The degree is approaching from the semi-sub-type inclination, and then there is a power cut. It is also equipped with a defense that must be integrated. It must be reloaded. The limit of the package must be more moderate and the build of the trust is a dense film. Crystals and hot-drive materials are available at the time of installation. The surface energy can be charged with hot energy. The high level of heat generation and heat dissipation in the bulk makes the removal and removal of the installation, and the installation is the addition of the half-shifted road. CLP does not need to increase the quasi-assembly. The electric heating industry continues to download bit mold accumulation. In addition to the temporary retention rate, the frequency of the material's transfer from the energy of the paste can be increased from half to medium in the paste, which is often higher than that of the hot tin. The species and the existence and the face seal must be connected to the ground to form a crystal.

477044 五、發明說明(2) 用以熱橋接在該晶粒及一蓋及/或散熱器下面間間隙之機 構。然而,即使對應於使用焊錫材料,其中它們確提供一 高度熱傳導率,仍然有一些議題須要考慮。例如,焊錫介 孕典型使用一金屬對金屬之接觸,其中牽涉到該半導體晶 粒背面及該蓋下面兩者。尤其,弄濕該晶粒背面一般係一 焊錫熱介面之重要觀點。甚者,當焊錫被使用時,在該所 需介面之金屬本身污染物係一重要之考量。此外,不論使 用什麼處理以配置該晶片及該散熱器及蓋間之焊錫應是可 合理地符合標準處理及牽涉於半導體封裝之空間容限。另 外,用於熱傳導層之任何配置方法也應考量到用於控制在 該晶粒上及該蓋上兩者之應力之合理測量,而不致引起在 該介面之斷裂及脫離。最後,且是最重要地,所使用之材 料應是高度熱傳導,而致快速移除熱及/或從該晶粒散熱 至一蓋或散熱器結構。 發明概述 根據本發明之一具體實施例,提供一方法用以形成一對 冷卻一半導體裝置有用之熱介面之方法。尤其,該方法包 括單一步驟為當該滲透物被配置於一半導體晶片之一封裝 蓋開口中或上面時加熱一塊低熔點滲透物,例如焊錫。施 行此加熱步驟至一足以引起一如焊錫之流過該開口並弄濕 一配置來與該晶片及該晶粒兩者接觸之可壓縮浸錫材料。 根據本發明之另一具體實施例,一具有一高熱傳導介面 之半導體封裝被提供並包括一具有電導體之絕緣基板及一 面向下配置在該基板上致使該晶片係與該基板中至少某些477044 V. Description of the invention (2) A mechanism for thermally bridging the gap between the die and a cover and / or under the radiator. However, even with the use of solder materials, where they do provide a high degree of thermal conductivity, there are still some issues to consider. For example, solder mediators typically use a metal-to-metal contact, which involves both the backside of the semiconductor wafer and the underside of the cover. In particular, wetting the backside of the die is generally an important aspect of a solder thermal interface. Furthermore, when solder is used, the metal itself's contamination at the required interface is an important consideration. In addition, whatever processing is used to configure the chip and the heat sink and the solder between the covers should be reasonably compliant with standard processing and involve space tolerances in the semiconductor package. In addition, any configuration method used for the heat-conducting layer should also take into account reasonable measurements for controlling the stresses on the die and the cover without causing breakage and detachment at the interface. Finally, and most importantly, the materials used should be highly thermally conductive so that heat is quickly removed and / or dissipated from the die to a cover or heat sink structure. SUMMARY OF THE INVENTION According to one embodiment of the present invention, a method is provided for forming a pair of thermal interfaces useful for cooling a semiconductor device. In particular, the method includes a single step of heating a low melting point permeate, such as solder, when the permeate is disposed in or on an opening of a package lid of a semiconductor wafer. This heating step is performed to a compressible immersion tin material sufficient to cause a solder-like flow through the opening and wet a configuration configured to contact both the wafer and the die. According to another embodiment of the present invention, a semiconductor package having a high thermal conductivity interface is provided and includes an insulating substrate having electrical conductors and a substrate disposed face down on the substrate such that the wafer system and at least some of the substrates

477044 發明說明(3) 導體作電性連接之半導體晶#。一 片及該蓋之間。該蓋係配置在該晶I、材料係配置在該晶 好係附於該基板。一如一焊錫般^有古=未與之接觸且最 滲透物係實際填滿在該浸錫材料之空g…、傳導率之低熔點 一高熱傳導路徑存在於該晶片及該菩 中。在此方式中, fgj 〇 據此,本發明之-目的係能夠使 中該特徵空間係小的,且其中丘在之私=奴屯路日日片,其 本發日3 i 一目的# # m /、 、衣洽、度係高的。 不^明又曰扪知耠供用於電路晶片之六久、< ^ l 這些晶片玎在漸增之高頻下操作。 之冷邠系統,致使 五 本發明又 模組封裝時 同樣地, 相容之方式 本發明又 小化或降低 本發明又 或在散熱器 本發明又 料不會反向 這些位置中 所配置之介 本發明又 導體晶片封 導體晶粒背 力一㈢ ,提供 本發明 提供一 —* 之電子 i% —* 上®之 z 9 的 影響該 之方式 面材料 /目的 裝中之 面0 —用以 又一目 熱傳導 步之目 電路晶 步之目 間配置 <Τλ提俾 電路操 及其未 <垾料 (τ'提供 執介面 匕1Π不管 移除來自 的係以可 介面。 的係提供 片中之熱 的係提供 一焊錫介 一焊錫或 作而使該 與一般晶 〜/ 日日/1 笔子衣置之熱之系統。 與傳統半導體封裝方法 用於熱及機械應力被極 介面。 一用以在 曰曰 片及一蓋 面之方法。 類似以該焊錫或滲透材 焊錫滲透物可被配置於 片操作介接之那些方式 一用以利用焊錫材料作為一在^ 材料之方法,而不必金屬化該4477044 Description of the invention (3) Semiconductor crystal with conductors electrically connected. One piece between the cover. The cover is disposed on the crystal I, and the material is disposed on the crystal and is attached to the substrate. Just like a solder ^ You Gu = not in contact with it and the most penetrant is actually filled in the hollow g of the immersion tin material, the low melting point of the conductivity, a high thermal conduction path exists in the chip and the pu. In this way, fgj 〇 According to this, the purpose of the present invention is to make the feature space small, and where Qiu Zixin = Nutun Road Daily Film, its origin day 3 i 一 purpose # # m /,, clothing, high degree. It is not clear that it is known to be used for circuit chips for six years, < ^ l These chips are operated at an increasing frequency. The cold heading system makes the present invention compatible in the same way when the module is packaged. The present invention minimizes or reduces the present invention, or the radiator of the present invention does not reverse the media arranged in these positions. The present invention also provides a backing force for the conductor chip encapsulating the conductor die, providing the present invention to provide a-* of the electronic i%-* on the z 9 of the influence of the method surface material / target surface 0-used for One-eye heat-conducting step-eye circuit, crystal-step configuration, < Tλ lifting circuit operation, and its < material (τ ') provides an interface, regardless of the system from which it is removed, and the interface provided. The thermal system provides a system of soldering, soldering, or soldering to make the heat from ordinary crystals // days / 1 pens. The traditional semiconductor packaging method is used for thermal and mechanical stress interface. The method of covering a sheet and a cover. Similar to those methods in which the solder or permeate solder permeate can be configured in the sheet operation interface-a method for using solder material as a material without metallization The 4

$ 7頁 477044 五、發明說明(4) 本發明又另一目的係提供一用以使用焊錫及類似材料之 焊料於半導體晶片封裝中之系統及方法。$ 7 pages 477044 V. Description of the invention (4) Yet another object of the present invention is to provide a system and method for using solder and similar materials of solder in a semiconductor chip package.

最後,但不限於此,本發明之一目的係改進在一半導體 晶粒及一在蓋或散熱器上之結構間之熱路徑,以改進移除 來自該晶片裝置或來自一在一多晶片模組中之許多晶片裝 置之熱能。 圖式說明Finally, but not limited to this, it is an object of the present invention to improve the thermal path between a semiconductor die and a structure on a cover or heat sink to improve removal from the wafer device or from a multi-wafer mold. Thermal energy of many wafer devices in the group. Schematic description

有關本發明之主題相關事項被特別指出及區分地主張於 本說明書結論部份。然而,有關實務架構及方法兩者與其 進一步目的及優點結合,本發明可利用連接附圖所舉之下 列說明之參考而有最好的了解,其中: 圖1係顯示在半導體封裝中利用熱膏材料之剖面立體 圖, 圖2係顯示本發明之一具體實施例及特別顯示可濕性浸 锡材料位置及配置之剖面立體圖; 圖3係類似圖1但除外它特別顯示在本發明製造中組合方 法之初始階段之剖面立體圖;Matters related to the subject matter of the present invention are particularly pointed out and distinguished in the conclusions of this specification. However, regarding the practical structure and method combined with its further purposes and advantages, the present invention can be best understood by referring to the following descriptions of the attached drawings, in which: Figure 1 shows the use of thermal paste in a semiconductor package Sectional perspective view of the material, FIG. 2 is a sectional perspective view showing a specific embodiment of the present invention and particularly showing the position and configuration of a wettable immersion tin material; Sectional perspective view of the initial stage;

圖4係顯示在一接著初始滲透物加熱之階段之本發明方 法之剖面立體圖; 圖5 a係顯示一完成方法處理階段之剖面立體圖; 圖5 b係類似圖5 a顯示一用於一本發明方法之最終處理步 驟之剖面立體圖;及. 圖6係一可結合本發明使用以確保焊錫或滲透物配置控 制於它最終定位位置之視窗墊之等尺寸圖。Fig. 4 is a sectional perspective view of the method of the present invention in a stage subsequent to the initial permeate heating stage; Fig. 5a is a sectional perspective view of a process stage of a completed process; Fig. 5b is similar to Fig. 5a; A sectional perspective view of the final processing steps of the method; and Figure 6 is an isometric drawing of a window pad that can be used in conjunction with the present invention to ensure that the solder or penetrant configuration is controlled at its final positioning position.

第8頁 477044 五、發明說明(5) ^_____ 較佳具體實施例說明 圖1 (未度量)顯示-用以提供—在晶片2 傳導路徑之不同的結構。尤其在所示之情況中现30敎1 之^ 24係配置在晶片20及盍30之間。蓋3〇係於 :p 熱接點中。另夕卜,結構25如所示,也代表之 動散熱器而包含主動冷卻裝置之 彳 ^ ; 一只有被 劑32附於基板面填滿= 10之間。於圖i中未見到係配置在晶片在-片20及基板 上出,之電性傳導塾或焊球。這些塾或球係m面朝下 少在絕緣基板1 〇上且典型在絕緣基板丨〇内=姊、接至至 圖2顯示本發明之一具體實施例。尤发 广。 用於引進焊錫之液態金屬滲透物之孔3 二0現在包含 2也顯示出現之配置在晶片2〇背面及 卜’注意,圖 浸錫材料5 0。 卜面間之可壓縮 S 3 ,·、、員示用於引進太干錫或類似材料至蓄 處理中之初始階段。尤其,圖3顯示出現:—下方區域之 傳導材料,其能弄漁浸錫材料5〇。 —插頭55之熱 :施例,,係施用至圖3中所示 本:明之較佳具體 流過孔34而完全弄濕浸錫材㈣使插頭55溶化並 4中,其特別說明出現代表因為完全〜產甚生^結構係示於圖 再流過孔34之過多浸錫材料之凸塊56弄。〜、^錫材料50而不 錫材料係由參考號51來指示。 圖4中,該濕的浸 ”=發明之較佳具體實施例中 ‘ 』頂。此有助於搭配蓋3。與—散熱 五、發明說明(6) 動之冷卻裝置中任—者。 凸塊56所示之方向,之刀或鑿子:5a顯示使用移動於移除 :不於圖5b中。基於聚焦及置100。該產生之產品 中所不之其餘結構。 μ晰起見,圖5a及5b忽略圖4 在一用以組合圖4所示之姓Page 8 477044 V. Description of the invention (5) ^ _____ Description of preferred embodiments Figure 1 (unmeasured) shows-used to provide-different structures in the conduction path of wafer 2. Especially in the case shown, ^ 24 of 30 敎 1 is arranged between the wafer 20 and 盍 30. Cover 30 is attached to the: p thermal junction. In addition, as shown in the figure, the structure 25 also represents a moving radiator and includes an active cooling device 一 ^; one is only filled with the agent 32 on the substrate surface to fill = 10. In FIG. I, no electrical conductive pads or solder balls arranged on the wafer 20 and the substrate are seen. These 塾 or spheres m face down on the insulating substrate 10 and are typically within the insulating substrate = =, connected to FIG. 2 shows a specific embodiment of the present invention. Especially broad. Holes for liquid metal permeate used to introduce solder 3 2 0 now contain 2 also shown appearing on the back of the wafer 2 0 and bu 'note that the drawing dipped material 50 0. The compressible S 3, ·, and 示 between the faces are used to introduce too dry tin or similar materials to the initial stage of storage. In particular, Fig. 3 shows the emergence of:-a conductive material in the lower area, which can immerse the solder material 50. —The heat of the plug 55: an example is applied to the paper shown in FIG. 3: The preferred and specific flow through the hole 34 and completely wet the dipping tin material is to melt the plug 55 into 4, and its special description appears to represent because Complete ~ Produced structure is shown in the figure and then flows through the bumps 56 of too much tin dip material through the hole 34. ~, ^ Sn material 50 but not tin material is indicated by reference number 51. In Fig. 4, the wet immersion "=" top in the preferred embodiment of the invention. This helps to match the cover 3. And-heat dissipation 5. Description of the invention (6) Any of the moving cooling devices. Convex In the direction shown in block 56, the knife or chisel: 5a shows the use of moving to remove: not in Figure 5b. Based on focus and setting 100. The rest of the structure in the resulting product. Figure 5a for clarity And 5b ignore Figure 4 in a combination of the surname shown in Figure 4

置20係先電性連結至 「構處理中,積體電路晶片裝The 20 series is electrically connected to the "integrated processing, integrated circuit chip

材料,用以提供機械式支著未填滿如環氧化物22之 中’熱膏義熱化合物24係::以改進可靠度。本發明 該蓋期間允許該晶粒接觸所取代,其在附於 部份。海棉5 〇係由容易士现及晶粒2 0間區域之海棉 過該蓋中之孔34浲入兮+ = f該蓋附著處理後稱後藉一透 成。典型地,巧“之金屬所弄濕之材料所組 供之_如來自D〇…一 §公司可提 是可壓縮的;然而::剑32?至基板10。海棉材料50最好 ^ t 1 ,足個不是重要的需求,尤其是在蓋30Material to provide mechanical support for unfilled, such as epoxide 22, thermal paste, thermal compound 24 series: to improve reliability. The present invention allows the grains to be replaced during the capping, which is attached to the part. Sponge 50 is formed by sponges in the area between easy to spot and 20 grains through the hole 34 in the cover + = f After the cover is attached and processed, it is borrowed. Typically, the material provided by the metal is wetted by the material _ as from D0 ... a § company can be compressible; however :: sword 32? To the substrate 10. The sponge material 50 is best ^ t 1, not enough demand, especially in the cover 30

:ΐ黏附劑32施用期間緊靠基板10之情況中。事實上,使 k類操作以更精準地控制該晶片及該蓋間之間隙。海棉 3 y濕次錫材料5 0最好係由例如銅、鈹銅、鎳或鋁類金屬 斤、、且成’其中任一個也可以包含_電鍍表面用以利用一金 屬冬透物改進該海棉材料之可濕性。海棉5 〇也可以包含已 、’1金屬化之聚合物。另外,海棉5 〇係由利用一金屬滲透物 鍛上金屬以改進可濕性之碳所纟且成。破海棉材料最好係 為碳纖維形式,但也包括碳粉粒或其它形態。海棉5 〇也被 配置成泡沫纖維墊或衣料或其它輕地多孔結構。海棉5 0提 供一導管及一用於供應熔化之金屬滲透物之存量,其用以: In the case where the adhesive 32 is in close proximity to the substrate 10 during application. In fact, a class k operation is made to more precisely control the gap between the chip and the cover. Sponge 3 y wet sub-tin material 50 is preferably made of copper, beryllium copper, nickel or aluminum metal, and any one can also include a plating surface to improve the use of a metal winter Wetability of sponge material. Sponge 50 may also contain polymers that have been metallized. In addition, sponge 50 is made of carbon that is forged with metal using a metal infiltrate to improve wettability. The sponge material is preferably in the form of carbon fibers, but also includes carbon particles or other forms. Sponge 50 is also configured as a foam fiber pad or lining or other lightly porous structure. Sponge 50 provides a conduit and a stock for supplying molten metal permeate, which is used to

第10頁 五、發明說明(7) 弄濕並熱連接該蓋之下面及該晶粒之 所使用,該名詞"海棉"參考至所有這如在此 在蓋3〇被附上基板10後,一第二妖戶'鈀例。 Sylgarf中所用的那個分開)係用於、^自其處理該 透物參入海棉5。。一小的固態焊錫儲存有-例如丨錫之滲 示之蓋3。中之孔34上。若有需求,:在圖3所 蓋頂部外表面,用以防止弄財 ^罩材料被施用至該 洞或孔34之區域。此確仵;錫;::;透物超過環繞在該滲透 仍附於蓋30之外表面。:;:;::二才料未任意分佈而且 聚醯亞氨或任何傳統之焊# I 遮罩材料之材料係一 供應熱以提升該】=於圖3所示之結構, 使它流過孔34進入爷、、每棉中、,:◊透物55之溫度,因而 弄濕晶粒2◦之背表二及蓋_ 示本處理步驟之結果。 。如上所不,圖4顯 由圭3實列中’蓋3°及晶片2°兩者係 要需求。在本發明之::實=量應用中,這不是-主 焊錫。更特別地,最好,谭^ ,夢透材科55最好包括 些,其具有弄濕兩者::,自低熔點合金中之那 其,這些合金句人及非氧化物表面之能力。尤 2 90(可自#· 0 I ^以因為底的那些,例如合金1 E4及 UIU可自吴國lndiUm公司取媒、七^ 厂物。這些合金具有低於約15° =、戈純銦及^产銀 其被視作適用露於加苗之熔化或液心/皿度, 態溫度,以容納具有組而具有超過100°c之固 接面度罪近約8 0度之較高能量裝置 /1144Page 10 V. Description of the invention (7) Wet and thermally connect the underside of the cover and the die, the term " sponge " is used to refer to all this, as here the cover is attached to the substrate After 10, a second Kabuki 'Palladium case. The one used in Sylgarf) was used to treat the permeate into the sponge5. . A small solid solder is stored with, for example, the lid 3 for the penetration of tin. Middle hole 34. If required, the outer surface of the top of the cover shown in Fig. 3 is used to prevent money from being applied to the area of the hole or hole 34. This is true; tin; ::; permeate more than surrounds the infiltration and remains attached to the outer surface of the cover 30. : ; : ; :: The two materials are not randomly distributed and the material is polyimide or any conventional welding # I The material of the masking material is a supply of heat to promote the]] = the structure shown in Figure 3, let it flow The hole 34 enters the temperature of the permeate 55, and therefore, the back of the crystal 2 2 and the cover _ show the result of this processing step. . As shown above, Fig. 4 shows that both the 3 'cover and the 2 ° chip in the column 3 are required. In the present invention :: real = volume application, this is not-the main solder. More specifically, it is better, Tan ^, Meng Tuancai 55 preferably includes some, which have the ability to wet both: from the low melting point alloys, these alloys have the ability to sentence and non-oxide surfaces. You 2 90 (can be from # · 0 I ^ to the bottom of those, such as alloy 1 E4 and UIU can be obtained from Wu Guo lndiUm company, Qi ^ factory. These alloys have less than about 15 ° =, Ge pure indium And ^ silver production is considered to be suitable for exposure to the melting or liquid core / dish temperature of the seedlings, and the state temperature to accommodate the higher energy of approximately 80 degrees with the group having a fixed surface exceeding 100 ° c. Device / 1144

,可=細作溫度。銦為底之之熱擴展 :如l使這類焊錫相當適合^ _ # 錫70全弄濕矽晶粒背面因這類表面係幾乎她是# : = ㈣氧”層'然而,此厚度在熱傳匕; ,、至攻盍上具有一可忽略之影響。 自晶1或晶粒2 0下緣向外環繞並延伸之區域係覆蓋著一 ”女,氧化物之未填滿材料。如此,沒有可濕路徑從該 晶粒至該基板1 〇表面,其典型包括一陶瓷材料。注意,該 基板材料不是本發明之—限制因素。在蓋或帽3(]包括 如鋁之材料事件中,發現它也幾乎總是覆蓋著一氧化鋁薄 層,也因此f容易地被弄濕晶粒20之合金所弄濕。在某些 例子中,在蓋30下面故意形成一氧化層係可期待於該電^ 晶片係被電性隔離自該蓋中之這些處境中,在帽或蓋3〇下 面上,該氧化層厚度係藉一例如電鍍之沉積法來進一步增 加。 滲透之海棉材料5〇提供分佈至蓋3〇之熱,係藉提供一用 於該熔化之滲透物以橫過該蓋3 〇下表面來弄濕之路徑。所 選之滲透物或焊錫量最好係選擇稍微超過需用於弄濕該石夕 晶粒20表面^那個量,用以完全滲透海棉50並弄濕該蓋3〇 下面而填入盍30之孔34中。尤其,用於一在每邊具有32毫 米大小之日日片或日日粒,在該盍及晶粒間有一間隙約1 〇米爾 (m i 1 S ),有用之焊錫量係少於約〇 · 2立方公分。焊錫至海 棉50之流量在該海棉係完全地被該焊錫弄濕時中止。此限 制弄濕其發生或可能發生於沿著並下去該蓋3 〇内部之數, Can = fine working temperature. Indium-based thermal expansion: such as l makes this type of solder quite suitable ^ _ # tin 70 completely wet the back of the silicon grains because this type of surface system is almost #: = ㈣ oxygen "layer" However, this thickness in the heat There is a negligible effect on the attack. The area that surrounds and extends outward from the lower edge of crystal 1 or crystal 20 is covered with a female, the oxide is not filled with material. As such, there is no wettable path from the die to the substrate 10 surface, which typically includes a ceramic material. Note that this substrate material is not a limitation of the invention. In the event that the cap or cap 3 () includes a material such as aluminum, it is found that it is also almost always covered with a thin layer of alumina, and therefore f is easily wetted by the alloy that wets the grain 20. In some examples In the case where an oxide layer is deliberately formed under the cover 30, it can be expected that the electric chip system is electrically isolated from the conditions in the cover. Under the cap or the cover 30, the thickness of the oxide layer is, for example, one The plating deposition method is further added. The infiltrated sponge material 50 provides heat distributed to the cover 30 by providing a path for the molten infiltrate to wet the surface across the lower surface of the cover 30. The amount of permeate or solder is preferably selected to slightly exceed the amount needed to wet the surface of the stone 20 grain ^ that is used to completely penetrate the sponge 50 and wet the cover 30 below and fill in 盍 30 In the hole 34. In particular, it is used for a solar chip or solar chip with a size of 32 mm on each side, and there is a gap of about 10 mils (mi 1 S) between the grain and the crystal grains. The useful amount of solder is Less than about 0.2 cubic centimeters. The flux from solder to sponge 50 is completely made by the solder in the sponge Abort This limits the number of its occurrence or wetting may occur down along the inside of the lid 3 and the square

/U44/ U44

若有而求,δ亥盍3 〇表面係以一例如具有與使用於滲透之 S ί相ΐ,焊料預先鍍錫之加強濕性之化合物。例如,銦 I 4可簡單地藉磨擦被焊錫表面上之焊錫來弄濕表面。同 J :具有與該盍相關之焊料儲存庫,一非可濕覆蓋可選 用於該蓋之内部垂直面以防止它們被該焊錫或滲 省基板清潔係非常小的蓋’—不被焊錫或滲透物弄 :ίτ 4 Ϊ填充!^層使用。這類填充料層可包括-例如碳 sV 干::播料或薄膜之材料。這類填充料層最好是-如圖 充V7 H其顯示一具有一打開外形之窗戶格式之填 層7°之外面大小係制定以配合該蓋内部尺 寸且擁有一用以提供一用於該晶粒開口之尺 仏,黏附該至該基板之前附於或定 a 例 其擁 在這 若非常小的間隙係期待於該晶粒背面及 有曰= 本發明於—多晶片模組中之例子, 類:子中,在該晶粒未填滿後,該模組係化狀 :具上且所有晶粒係以一離該基板表面固上型 至一共平面。 疋之距離平面化 為了有助於控制在該晶粒及該蓋間 (CTE^系數,海棉材料5〇係選擇具有—坏錫”面之熱擴展 海棉組合之CTE因此被降低。-低CTE材料二丨:焊錫滲透 濕錄材料之碳或石I。姻焊料具有-高lit:係;f可 丨于夺f生,它們係If required, the surface of the δH3O3 is a compound that has, for example, a wet-enhancing compound that is tin-plated in advance with the solder used for penetration. For example, indium I 4 can simply wet the surface by rubbing the solder on the surface of the solder. Same as J: With solder storage related to the 盍, a non-wettable cover can be optionally used on the inner vertical surface of the cover to prevent them from being covered by the solder or the substrate cleaning system. Very small cover '-not to be soldered or penetrated Objects: ίτ 4 Ϊ fill! ^ Layer to use. Such filler layers may include-for example, carbon sV dry :: seed or film material. This type of filler layer is best-as shown in Figure V7H, which shows a 7 ° outer surface of a filler layer with an open profile window format, which is formulated to match the internal dimensions of the cover and has a The size of the die opening is attached to or fixed before adhering to the substrate. For example, if the gap is very small, it is expected on the back of the die and there is an example of the present invention in a multi-chip module. Type: In the sub-module, after the crystal grains are not filled, the module is chemically modified: and all the crystal grains are fixed to a coplanar surface from the surface of the substrate. In order to help control the distance between the crystal grains and the cover (CTE ^ coefficient, the sponge material 50 is chosen to have a thermal expansion sponge combination with a -bad tin "surface, so the CTE of the sponge is reduced.-Low CTE material 2 丨: Carbon or stone I of solder penetrating wet recording material I. Solder solder has-high lit: system; f can be used to win f, they are

第13頁 477044 五、發明說明(10) 同 f的且提供具有大CTE錯誤結合之材料絕佳的連接。 日寸’純鋼已顯不有助於致冷、、w诗 若焊錫署捭±夕 双令/皿度及外太空狀況中。 超額焊錫可從該i面3::焊巧被留在該表面上。然而, 圖所示之之平面結構。又以提供一如上述及如第5a及5b 直接熱路徑至用^黏附也要注意,超額焊錫可用以提供一 锡。在此方法中,'使用,曰^粒,其係使用一散熱器之焊 一第三回流步驟藉以、細X痒錫來連接該散熱器,例如剩用 從上述,應了解,本^ —焊錫連接附在該散熱器。 方法及結構。尤其,u务明之目的已完全符合在此所述之 且相容處理來提供—Z見到本發明方法及結構提供一經濟 間之焊錫介面,其提一半導體晶片及一覆在蓋上之結構 徑。尤其,要注意,^用於自該晶片中移除熱之熱路 板後提供該熱路徑 ★明處理特別在該蓋已經附至該基 當本發明已根據其=疋唯一的。 時,在此許多修改^ ^較佳具體實施例在此詳細說明 實現。據此,意c由那些熟知此項技藝之人士來 發明之真正精神及範圍2上之申請專利範圍來涵蓋落在本 内之所有這類修改及改變。Page 13 477044 V. Description of the invention (10) Excellent connection with f and materials with large CTE error combination. "Inch" pure steel has been shown to be unfavorable for cooling. If the soldering department 捭 ± evening double order / dish and outer space conditions. Excess solder can be left on the i-side 3 :: solder. However, the planar structure shown in the figure. In order to provide a direct thermal path as described above and as described in Sections 5a and 5b, it should also be noted that excess solder can be used to provide a tin. In this method, "use," said particles, which use a heat sink soldering-a third reflow step, to connect the heat sink with a fine X tick tin, for example the remaining use from the above, it should be understood that this solder A connection is attached to the heat sink. Method and structure. In particular, the purpose of Wu Mingming has been fully provided in accordance with the compatible processing described herein—seeing that the method and structure of the present invention provides an economical soldering interface that provides a semiconductor wafer and a structure overlying a cover path. In particular, it is to be noted that ^ is used to provide the heat path after removing the heat circuit board from the wafer. It is clear that the process is particularly unique when the cover has been attached to the base. In this case, many modifications are made here. The preferred embodiment is described in detail herein. Accordingly, it is intended that those skilled in the art will invent the true spirit and scope of the patent application 2 to cover all such modifications and changes that fall within this specification.

Claims (1)

N申请專利範圍 I 一種用以提供一右抓 之方法,該方法力紅T 於冷卻一半導體裝置之熱介面 加埶一拎π友匕括下列步驟: …、塊配置於一用於— :上之低熔點金屬滲透物:+導體晶片之封裝蓋之孔中或 亚弄濕配置在該蓋及节曰 足以引起該滲透物流過該孔 晶片接觸。 曰曰片間之溫度,且其係與該蓋及該 ,其中該蓋係預作處置 0 ,進一步包含從該蓋中 ’其中該焊錫塊係塑型 藉此談焊錫係維持在管 ’其中該浸锡材料係選 ,其中该浸錫材料包括 2·如申請專利範圍第丨項> 藉以在它的下員之方法 「m钕供電性 3 ·如申請專利铲Η μ 、、、彖材料 月寻刊乾圍第1項 移除超額焊錫之步驟。 、方法 4·如申請專利範圍第丨項 以具有一可插入至該孔中之$方法 理操作期間之位置中。 大出’ 銅 6 · 5·如申請專利範圍第丨項之 、鈹銅、鎳或鋁所組族群法 如申請專利範圍第丨項 : 碳。 n 7·如申請專利範圍第丨項之 ^ 置成-選自泡殊塾、纖維墊士士其中該浸锡材料係配 8. 如申請專利範圍第心二;布:組族;中之結構。 已鍍上一金屬以改進可濕性之碳。/、中。亥/又錫材料包括 9. 如申請專利範圍第1項之ί法,進一步包含— 填充料層於該蓋下面並環繞該晶粒 配置一 由該浸錫材料所佔據之區域。 诉斗錫 六/,τ,日π谈益卜曲亚環繞該晶粒之步驟 流動係限制至由該浸錫材料所佔據之區域N application for patent scope I A method for providing a right grip, the method Red T is added to a thermal interface for cooling a semiconductor device, and the following steps are included: ..., the block is arranged on a for-: Low-melting-point metal permeate: + Wetting or sub-wetting in the hole of the package cover of the conductor chip is sufficient to cause the permeate to contact the chip through the hole. The temperature between the wafers is related to the cover and the cover, wherein the cover is pre-treated 0, and further includes from the cover, 'where the solder block is shaped, so that the solder system is maintained in the tube', where the The immersion tin material is selected, in which the immersion tin material includes 2. The method by which the patent application scope item > The method under which it is applied, "m neodymium power supply 3, such as the patent application shovel μ 、 、 彖 material month Look for the first step in removing the excess solder in Method 1. Method 4 · If you apply for the item in the scope of the patent application, you must have a $ method that can be inserted into the hole during the operation. Large out 'Copper 6 · 5 · As in the scope of the patent application, the group method of beryllium copper, nickel, or aluminum is as in the scope of the patent application: Carbon. N 7 · As in the scope of the patent application, ^ is set-selected from Posh纤维, fiber pads, where the tin-impregnated material is matched 8. As in the second patent application scope; cloth: group family; medium structure. Carbon that has been plated with a metal to improve wettability. / And tin materials include 9. If the law of the scope of the first application of the patent, the further package Containing—The filler layer is under the cover and an area occupied by the immersion tin material is arranged around the die. V. Tin Six /, τ, π and Ibtria, the flow of steps around the die is restricted To the area occupied by the immersion tin material 477044 六、申請專利範圍 10.如申請專利範圍第1項之方法,其中該浸锡材料係 可壓縮的。 11·如申請專利範圍第1項之方法,其中該浸錫材料係 金屬。 ” 12.如申請專利範圍第1項之方法,其中該浸錫材料伏 金屬化聚合物。 ’' 1 3.如申請專利範圍第1項之方法’其中該晶片及該某 兩者係被該滲透物所弄濕。 Λ I 14. 一種具有有助於冷卻一半導體裝置之熱介面 一 體封裝,該封裝包括: … 之半導 一具有電導體之絕緣基板; 一面向下配置在δ亥基板及與至少一些該電導體恭 之半導體晶片; ^ $性連接 一配置在該晶片上但未與其接觸之苗, 板; I 忒盍係附至該基 配置在該晶片及該蓋間之浸錫材料; 具有高熱傳導性之低炫點、炎 滿在該浸錫材料之空洞中' 二一丄該滲透物係實際上填 於該晶片及該蓋之間。 3 ^ 一高度熱傳導路徑係形成 其中該蓋係預作處 其中該滲透物係至 如申請專利範圍第14 $ 置错以在它的下面提供電性奶封衣 16. *申請專利範圍第14二豪材料 少也配置一部份在該蓋了 P之封裝 其中該浸錫材料係477044 6. Scope of applying for patent 10. The method according to item 1 of the scope of applying for patent, wherein the immersion tin material is compressible. 11. The method according to item 1 of the patent application range, wherein the tin immersion material is a metal. ”12. The method according to item 1 of the scope of patent application, wherein the tin-impregnated material is a metallized polymer.” 1 3. The method according to item 1 of the scope of patent application, wherein the wafer and the two are both Λ I 14. An integrated package with a thermal interface that helps to cool a semiconductor device, the package includes: a semiconducting insulating substrate with an electrical conductor; a substrate disposed on the delta substrate and facing downward A semiconductor wafer that is connected to at least some of the electrical conductors; ^ sexually connected to a seedling, a board disposed on the wafer but not in contact with it; I 忒 盍 is attached to the base of the dip material disposed between the wafer and the cover; The low-dazzle point with high thermal conductivity is filled in the cavity of the immersion tin material. 'The permeate system is actually filled between the wafer and the cover. 3 ^ A highly thermally conductive path forms the cover. It is pre-made where the permeate is as described in the patent application No. 14 $ Misplaced to provide an electric milk seal under it 16. * The patent application No. 14 Erhao is also equipped with a small amount of material in the cover P package In the immersion tin-based material 1?.如申請專利範圍第14項:封裝 477044 六、申請專利範圍1 ?. For example, the scope of patent application: Item 14: Package 477044 6. The scope of patent application 選自銅、錄或I呂所組族群中。 18.如申請專利範圍第1 4項之封裝 括碳。 其中該浸錫材料包 19·如申請專利範圍第1 4項之封裝 配置成一選自泡沫墊、纖維墊及纖維 構。 、 其中該浸錫材 布所組族群中之 料係 么士From the copper, Lu or I Lusuo group. 18. The encapsulation as in item 14 of the patent application includes carbon. The tin-impregnated material package 19. The package according to item 14 of the scope of patent application is configured to be selected from a foam pad, a fiber pad and a fiber structure. Among them, the material in the ethnic group of the dipping tin cloth is 2 0·如申請專利範圍第丨4項之封裝 括已鑛上一金屬以改進可濕性之碳。 21·如申請專利範圍第1 4項之封裝 於該蓋下面並環繞該晶粒之填充料層 係限制至由該浸錫材料所佔據之區域 22.如申請專利範圍第14項之封步 焊錫。 /、中5亥浸锡材料包 ,一步包含一配置 稭以確保該滲透物 其中該滲透物係/2 0. The encapsulation of item 4 in the scope of patent application includes carbon that has been mined with a metal to improve wettability. 21 · If the filling material layer encapsulating under the cover in item 14 of the patent application and surrounding the die is limited to the area occupied by the immersion tin material 22. Such as stepping solder in the application item 14 . / 、 Zhong 5 Hai dipping tin package, one step includes a configuration straw to ensure the permeate, where the permeate system / 第17頁Page 17
TW089121200A 1999-10-13 2001-03-28 Structure and method to provide highly thermally conductive interface between semiconductor chip devices and lid structures TW477044B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US41787999A 1999-10-13 1999-10-13

Publications (1)

Publication Number Publication Date
TW477044B true TW477044B (en) 2002-02-21

Family

ID=23655736

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089121200A TW477044B (en) 1999-10-13 2001-03-28 Structure and method to provide highly thermally conductive interface between semiconductor chip devices and lid structures

Country Status (1)

Country Link
TW (1) TW477044B (en)

Similar Documents

Publication Publication Date Title
US7362580B2 (en) Electronic assembly having an indium wetting layer on a thermally conductive body
US6424033B1 (en) Chip package with grease heat sink and method of making
CN103811437B (en) There are the microelectronics Packaging and its manufacture method of directly contact fin
US6365973B1 (en) Filled solder
TWI485817B (en) Microelectronic packages with enhanced heat dissipation and methods of manufacturing
US7682876B2 (en) Electronic assemblies having a low processing temperature
JPH04230057A (en) Apparatus and method for thermal diffusion
TW200933838A (en) Integrated circuit device incorporating metallurigacal bond to enhance thermal conduction to a heat sink
US8815647B2 (en) Chip package and a method for manufacturing a chip package
US20110042784A1 (en) Mechanical Barrier Element for Improved Thermal Reliability of Electronic Components
US7193318B2 (en) Multiple power density chip structure
TW201225226A (en) Systems and methods for improved heat dissipation in semiconductor packages
TW200824073A (en) Heat-dissipation semiconductor package and fabrication method thereof
JP2006196885A (en) Method and device for heat dissipation in semiconductor modules
US11551994B2 (en) Liquid metal TIM with STIM-like performance with no BSM and BGA compatible
EP3792969A1 (en) Semiconductor package having liquid-cooling lid
CN211907417U (en) Semiconductor packaging piece and electronic element
TW477044B (en) Structure and method to provide highly thermally conductive interface between semiconductor chip devices and lid structures
RU2460168C2 (en) Method of soldering silicon carbide-based chips
JP2530193B2 (en) High thermal conductivity semiconductor packaging structure
TW200826261A (en) Thermally enhanced BGA package apparatus & method
JPH0661368A (en) Flip chip type semiconductor device
JP2008004760A (en) Wiring board and electronic device
JP2002289730A (en) Substrate for mounting semiconductor element and method for mounting semiconductor element
EP4280269A1 (en) Power semiconductor module arrangement and method for producing the same

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees