TW469707B - Method and device for echo cancelling - Google Patents

Method and device for echo cancelling Download PDF

Info

Publication number
TW469707B
TW469707B TW089107227A TW89107227A TW469707B TW 469707 B TW469707 B TW 469707B TW 089107227 A TW089107227 A TW 089107227A TW 89107227 A TW89107227 A TW 89107227A TW 469707 B TW469707 B TW 469707B
Authority
TW
Taiwan
Prior art keywords
adjustable
patent application
impedance
item
scope
Prior art date
Application number
TW089107227A
Other languages
Chinese (zh)
Inventor
Wim A R Vanderbauwhede
Jean H P L Boxho
Damien Luc Francois Macq
Original Assignee
Cit Alcatel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cit Alcatel filed Critical Cit Alcatel
Application granted granted Critical
Publication of TW469707B publication Critical patent/TW469707B/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/01Equalisers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • H04B1/54Circuits using the same frequency for two directions of communication
    • H04B1/58Hybrid arrangements, i.e. arrangements for transition from single-path two-direction transmission to single-direction transmission on each of two paths or vice versa
    • H04B1/586Hybrid arrangements, i.e. arrangements for transition from single-path two-direction transmission to single-direction transmission on each of two paths or vice versa using an electronic circuit

Abstract

Echo cancelling in a communication line system, particularly an ISDN or XDSL system, is performed by means of a tunable hybrid (5) which comprises tunable passive elements and is integrated in the analog part of the front end (3), whereby the values of the tunable passive elements are controlled by digital control means (4), for example a microprocessor.

Description

46970 7 A7 B7 五、發明說明ο ) (請先閲11·背面之注意事項再填寫本頁) 本發明是一種通訊線路系統中之回訊取消的方法,特 別是在整合服務數位網路(縮寫爲I S D Ν )或任何數位 用戶線路(縮寫爲XDL S )的系統中。回訊取消一般是 在通訊線路系統的類比前端處理的,尤其是線性變壓器, 數位轉類比以及類比轉位轉換器之間。類比前端是雙線式 接線與連接該雙線式接線之數位傳送及接收裝置之介面的 部分。眾所週知的,回訊取消可藉由一種數位濾波器的技 術而實瑰》 另一種眾所週知的方法是一個在A/D轉換器之數位 側的數位混合阻抗的合成》 US — A - 5 . 28 7 . 406美國專利案闡述了上 述的方法。一種作爲取消返回回訊之數位平衡電路經操作 而到雙線式/四線式的轉換機制。這些作爲消除回訊的數 位方法卻無法足夠地移除原有在RX和ΤΧ路徑上類比前 端本身之非線性失真現象。 本發明試圖提出一個可以避免上述缺點的方法。 經濟部智慧財產局員工消費合作社印製 根據本發明,回訊取洎是透過一種包含可調式被動元 件的混合體所實施的,藉此使得該可調式被動元件的値可 藉由數位控制機構來控制與調整。 調整是類比式的,但控制是數位式的。由於可調式回 訊消除是在任何數位處理前達成的,此法不同於數位式回 訊消除法,而係增進接收與傳送的雜訊比,同時也可以矯 正前述類比前端之非線性失真現象。 前述的名詞~包含〃在此有非限制的含意。 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 經濟部智慧財產局員工消費合作社印制衣 本紙張尺度適用中國國家標準(CNS)A4规格(2]0 X 297公兹) A7 B7__ 五、發明說明(2 ) 較佳地,上述的可變被動元件使用了一比例因子’例 如它允許在一積體電路中被實施。 此種被動式元件的調整方式包括在混合組件中之τχ 回訊失真値之評估,藉此當此增益不等於零,該數位控制 機構經過對可調式對可調式被動元件之調整,直到獲得該 零値之增益。 本發明之裝置,以及特別適用執行上述方法,包含 一一個混合組件,該混合組件是整合於通訊線路系統 的類比前端,包括可控制其値的可調式被動元件。 -—個數位式控制機構*此數位式控制機構是接於混 合組件做爲.控制可變被動元件之用。 .該被動元件可接和於晶片上,藉以有效發揮此裝置的 成本效益。 該混合組件可包括一個混合橋式電路以及一個電流至 電壓轉換器。 該混合橋式電路包括兩個完全一樣的分支,每個分支 包含串聯的兩個阻抗:其中一個係可調式平衡阻抗。 該數位式控制裝置則可以包含一個微處理器。~ 本項發明將以例子和圖式的方式加以描述,其中 圖1展示一介於通訊線路系統中之線路以及傳送及接 收裝置的終端部的介面方塊圖; 圖2槪括地展示圖1之介面的回訊取消裝置》 圖3則詳細的描繪出在圖2所表示的回訊取消裝置。 ^- ---— — — — — — I! . I I Ϊ 訂! — !1 (請先Μ讀背面之注意事項再填寫本頁) 469707五、發明說明(3 ) 主要元件對照表 A7 B7 1 2345678 946970 7 A7 B7 V. Description of the invention ο) (Please read 11 · Notes on the back before filling this page) The present invention is a method for canceling the reply in the communication line system, especially in the integrated service digital network (abbreviation Is ISD N) or any digital subscriber line (abbreviated as XDL S). Echo cancellation is generally handled at the analog front end of the communication line system, especially between linear transformers, digital to analog, and analog to digital converters. The analog front end is the part of the two-wire connection and the interface of the digital transmitting and receiving device connected to the two-wire connection. It is well known that echo cancellation can be realized by a digital filter technology. Another well-known method is the synthesis of a digital mixed impedance on the digital side of the A / D converter. US — A-5. 28 7 The aforementioned method is described in US Patent 406. A digital balance circuit that operates as a cancellation return echo to a two-wire / four-wire conversion mechanism. These digital methods, which are used to eliminate the echo, cannot sufficiently remove the original nonlinear distortion phenomenon on the analog front end on the RX and TX paths. The present invention seeks to propose a method which avoids the aforementioned disadvantages. Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs. According to the present invention, the response retrieval is implemented through a hybrid including an adjustable passive element, thereby enabling the adjustable passive element to be controlled by a digital control mechanism. Control and adjustment. Tuning is analog, but control is digital. Since the adjustable echo cancellation is achieved before any digital processing, this method is different from the digital echo cancellation method. It improves the noise ratio of reception and transmission, and can also correct the non-linear distortion phenomenon of the aforementioned analog front end. The aforementioned nouns ~ include 〃 here in a non-limiting meaning. This paper size is applicable to the Chinese National Standard (CNS) A4 (210 X 297 mm). The clothing printed by the staff consumer cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs is applicable to the Chinese standard (CNS) A4 (2) 0 X 297 mm. ) A7 B7__ 5. Description of the invention (2) Preferably, the above-mentioned variable passive element uses a scale factor 'for example, it is allowed to be implemented in an integrated circuit. The adjustment method of such a passive element includes the evaluation of the τχ return distortion 値 in the hybrid component, so that when the gain is not equal to zero, the digital control mechanism adjusts the adjustable to the adjustable passive element until the zero is obtained. Gain. The device of the present invention, and the method particularly suitable for carrying out the above method, include a hybrid component, which is an analog front end integrated in a communication line system, and includes an adjustable passive element that can control its cymbal. -—A digital control mechanism * This digital control mechanism is connected to the hybrid component as a control of the variable passive components. The passive component can be connected to the chip, thereby effectively utilizing the cost-effectiveness of the device. The hybrid component may include a hybrid bridge circuit and a current-to-voltage converter. The hybrid bridge circuit includes two identical branches, each of which contains two impedances in series: one of which is an adjustable balanced impedance. The digital control device may include a microprocessor. ~ This invention will be described by way of examples and drawings, in which FIG. 1 shows an interface block diagram of a line in a communication line system and a terminal portion of a transmitting and receiving device; FIG. 2 shows the interface of FIG. 1 in an overview "Echo Cancellation Device" Fig. 3 depicts the echo cancellation device shown in Fig. 2 in detail. ^----— — — — — — I!. I I Ϊ Order! —! 1 (Please read the precautions on the back before filling this page) 469707 V. Description of the invention (3) Comparison table of main components A7 B7 1 2345678 9

2 A 4 經濟部智慧財產局員工消費合作社印製 78 電路線 變壓器 前端組件 數位控制裝置 混合組件 數位/類比轉換器 減波器 驅動器 可程式增進放大器 濾波器 類比/數位轉換器 線端電阻 線端電阻 混合橋式電路 電流電壓交換器 傳送路徑 傳送路徑 接收路徑 接收路徑 分支 放大器 數位傳送與接收裝置 (請先Μ讀背面之注意事項再填寫本頁) - I---— 丨丨訂 *----I --- 本紙張尺度ig用中國國家橒準(CNS)A4規格(210x 297公埜) -ό - 經濟部智慧財產局員工消費合作社印制 6 970 7 A7 __B7__ 五、發明說明(4 ) 圖1描繪出一個介面,該介面的係介於一端裝有整合 服務數位網路或XD S L網路的阻抗Z】i的雙線線路,另 ——端爲例如自數據機而數位傳送及接收之裝置21之端部 T及R。 這個介面基本上包括一具有變壓器比爲1比η的線轉 換器2,一連接至前端3之四個連接接腳ΤΧΟ、 ΤΧ1 、RX0及RX1,該前端3係連接至數位傳送和接收裝 置2 1的端部Τ和R,此前端部3係與一回訊取消裝置整 合,該回訊取消裝置包含一拼合器5以及一數位控制機構 4 (例如微處理器)。 ^ 在傳送或發送方向(ΤΧ方向),拼合器5之前裝有 一數位/類比轉換器6、一濾波器7以及一驅動器8。而 在接收或RX方向上,拼合器5之後接有一可程式增益放 大器9 (以確保一固定輸出功率,一濾波器10,以及一 類比轉數位轉換器1 1 » 在ΤΧ的方向上,ΤΧ0和ΤΧ 1經由線端電阻1 2 而連接至轉換器2。該電阻1 2係爲保護電阻以限制功率 散逸於拼合器以及類比前端,並且有~阻抗値爲 Rt/2n2,η其中前述轉換器2之轉換比。 典型的1^1電阻値爲5 0歐姆。 接腳RX 0和RX 1經由具有相同於上述電阻値之線 路端部暫存器1 2 Α而連接至轉換器2。 在圖2裏,可以做成一積體電路之拚合器5係由一差 動式橋路1 3以及一電流至電壓轉換器1 4所組成的。 本紙張尺度遶用中國國家標準(CNS)A4覘格(210 x 297公《Π -------------裝--------訂---------線,. C請先Μ讀背面之注$項再填寫本頁) A7 469707 ___B7__ 五、發明說明(5 ) 該差動式橋路13結合開始自驅動器8之輸出端 1 5A與1 6A之TX路徑1 5與1 6以及終止在可程式 增益放大器一之輸入端17A與18A之RX路徑17與 18,並各別連接此些端部15A、 16A、 17A與 18A至連接接腳TXO、 TX1、 RX1與RX0。 I, 此差動式橋路1 3包含兩個相同的分支電路1 9 1此 些分支在驅動器8的輸出側藉由連接接腳RX與RX1而 與端點ϊ 5A及1 6A相接,每個分支電路1 9都包含兩 個串聯的阻抗:平衡阻抗Ζ»和阻抗Z2。 在其中一分支電路19的阻抗Z2係串聯接合於端點 1 5 A與平衡阻抗Z b之間,此平衡阻抗的另一端則接至連 接接腳R X 0上。 在另一分支19上的阻抗22則被串聯式接合於端點 1 6 A以及平衡阻抗Z b之間,此平衡阻抗Z b的另一端則 接在連接接腳RX1上。 > 阻抗Z 2和阻抗Z b包括可調式被動元件,例如電阻、 電容與電感,這些元件都是由微處理器4所控制的,至於 如何調整這些元件,將在下一節討論。 且,比例因數k倍使用作爲阻抗Z 2與Z b之被動元件 之値,使得此些阻抗可例如置於單晶片中。而此比例因數 之値例如可以是1 0 0或1 0 0 0。 如圖3的詳圖所示,每個平衡阻抗Zb包含一可調式電 阻Rci,而與之並聯設有一可調式電阻111,和一個可調式 電容C i之串列連接,最後再並設於一個並非需要的可調式 本紙張尺度適用中國國家標準(CNS)A4規格(210 x 297公粲) (請先聞讀背面之注意事項再填寫本頁) I 丨丨 I ί I 訂. — — Jill — · . 經濟部智慧財產局員工消費合作社印製 469707 A7 B7 五、發明說明(6 ) 電阻R3,此電阻R3的値爲2 kRt/2 η2 *其中k爲該 比例因數該値2 kRt/2 η2係對應於前述接線端電阻 12與12Α之値面描述過。 在實施例中,可調式電阻R〇和RiW及可調式電容 C :分別包含了許多離散之串聯小電阻和並聯小電容。微調 係透過連接或不建接小電阻或電容之微處理器4之控制暫 存器,以允許對暫存器或電容値之離散控制。 ^ 每一分支電路中的另一個阻抗冗2包含一並不必需電阻 R2,包含具有與電阻r3之電阻値相同之可變式電阻r2 其可定標至2kRt/2n2,與可調式電容C2串聯。此 可調式電容補償轉換器2的電感値》 在一實施例中,可調式電容(:2包括許多並聯之小的離 散電容,而該微處理器4對控制暫存器係連接或不連接該 等小電容,以允許對電容之離散控制或微調。 該電流至電壓轉換器14包括一運算放大器2 0與兩 個可調式回授阻抗Z ib,該回授阻抗Z ib與阻抗z b有相 同的組態,因此都屬於被動元件。 ,, 爲了要使拼合器增益阻抗無關於設定或頻率,電流至 電壓轉換器1 4的回授阻抗Zib也被調整到與Zb相同, 因爲在這樣的情況下,電流至電壓轉換器1 4可作爲具有 增益之差動放大器。 一 在電流至電壓轉換器1 4之輸出的對電壓Vhyb之增 益(即,對於介於接腳連接RXO與RX1之間之電壓 之增益)可寫成: 本紙張尺度適用中國國家標準(CNS)A4規格(2]0 X 297公5n (靖先閲讀背面之注意事項再填寫本頁) •丨I丨—丨丨—訂-------- 經濟部智慧財產局員工消費合作社印製 - 469707 A7 B7 五、發明說明(7 )2 A 4 Printed by the Intellectual Property Bureau of the Ministry of Economic Affairs, Consumer Cooperatives 78 Circuit line transformer front-end components Digital control device Hybrid component Digital / analog converter Attenuator driver Programmable amplifier amplifier analog / digital converter Line end resistance Line end resistance Hybrid bridge circuit current and voltage converter transmission path transmission path reception path reception path branch amplifier digital transmission and reception device (please read the precautions on the back before filling this page)-I ----- 丨 丨 Order * --- -I --- The paper size ig uses the Chinese National Standard (CNS) A4 specification (210x 297 public field) -ό-Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 6 970 7 A7 __B7__ V. Description of the Invention (4) Figure 1 depicts an interface that is located between one end of a two-wire line with an integrated service digital network or impedance XD SL network, and the other end is, for example, a digital transmitter and receiver from a modem. The ends T and R of the device 21. This interface basically includes a line converter 2 with a transformer ratio of 1 to η, and one of the four connection pins TX0, TX1, RX0, and RX1 connected to the front end 3. The front end 3 is connected to the digital transmitting and receiving device 2. The end portions T and R of 1 are integrated with an echo cancellation device. The echo cancellation device includes a splitter 5 and a digital control mechanism 4 (such as a microprocessor). ^ A digital / analog converter 6, a filter 7 and a driver 8 are installed before the splitter 5 in the transmitting or transmitting direction (TX direction). In the receiving or RX direction, a programmable gain amplifier 9 (to ensure a fixed output power, a filter 10, and an analog-to-digital converter 1 1) is connected after the splitter 5 »In the direction of TX, TX0 and TX 1 is connected to converter 2 via line-end resistor 1 2. This resistor 12 is a protection resistor to limit power dissipation to the splitter and analog front end, and has ~ impedance 値 is Rt / 2n2, where η is the aforementioned converter 2 Conversion ratio. Typical 1 ^ 1 resistor 値 is 50 ohms. Pins RX 0 and RX 1 are connected to converter 2 via a line end register 1 2 A having the same resistance 値 as above. In Figure 2 Here, the splicer 5 that can be made into an integrated circuit is composed of a differential bridge circuit 13 and a current-to-voltage converter 14. This paper scale uses the Chinese National Standard (CNS) A4 觇Grid (210 x 297 male "Π ------------- install -------- order --------- line ,. C please read the first Note the $ item and fill in this page again.) A7 469707 ___B7__ V. Description of the invention (5) The differential bridge 13 starts from the output terminals of the driver 8 1 5A and 16A TX paths 1 5 and 16 and finally At the input terminals 17A and 18A of the programmable gain amplifier 1, the RX paths 17 and 18 are respectively connected to these ends 15A, 16A, 17A and 18A to the connection pins TXO, TX1, RX1 and RX0. I, the difference The dynamic bridge 1 3 contains two identical branch circuits 1 9 1 These branches are connected to the terminals ϊ 5A and 1 6A at the output side of the driver 8 by connecting pins RX and RX1. Each branch circuit 1 Both 9 include two series impedances: balanced impedance Z »and impedance Z2. The impedance Z2 of one of the branch circuits 19 is connected in series between the terminal 15A and the balanced impedance Zb, and the other end of this balanced impedance is Connect to the connection pin RX 0. The impedance 22 on the other branch 19 is connected in series between the terminal 16 A and the balanced impedance Z b. The other end of the balanced impedance Z b is connected to the connection pin. Pin RX1. ≫ Impedance Z 2 and impedance Z b include adjustable passive components, such as resistors, capacitors and inductors. These components are controlled by the microprocessor 4. How to adjust these components will be discussed in the next section. And, the factor k is used as one of the passive elements of impedance Z 2 and Z b. These impedances can be placed in a single chip, for example. The scale factor can be, for example, 100 or 100. As shown in the detailed diagram of FIG. 3, each balanced impedance Zb includes an adjustable resistor Rci An adjustable resistor 111 is connected in parallel with the adjustable capacitor C i in series. Finally, the adjustable resistor 111 is connected to a non-required adjustable standard. The paper size applies the Chinese National Standard (CNS) A4 specification (210 x 297 Gong) (Please read the notes on the back before filling out this page) I 丨 丨 I ί I order. — — Jill — ·. Printed by the Intellectual Property Bureau Staff Consumer Cooperatives of the Ministry of Economy 469707 A7 B7 V. Description of the invention ( 6) Resistor R3, 値 of this resistor R3 is 2 kRt / 2 η2 * where k is the proportionality factor, and 値 2 kRt / 2 η2 has been described corresponding to the aforementioned planes of the terminal resistances 12 and 12A. In the embodiment, the adjustable resistors Ro and RiW and the adjustable capacitor C include a plurality of discrete small series resistors and small parallel capacitors, respectively. The trimming is through the control register of the microprocessor 4 with or without a small resistor or capacitor to allow discrete control of the register or capacitor. ^ Another impedance redundancy 2 in each branch circuit includes a non-required resistor R2, including a variable resistor r2 with the same resistance as the resistor r3, which can be scaled to 2kRt / 2n2, and is connected in series with the adjustable capacitor C2 . Inductance of the adjustable capacitor compensation converter 2 In an embodiment, the adjustable capacitor (: 2 includes a plurality of small discrete capacitors connected in parallel, and the microprocessor 4 is connected to the control register or not connected to the control register). The small capacitance is allowed to allow discrete control or fine adjustment of the capacitance. The current-to-voltage converter 14 includes an operational amplifier 20 and two adjustable feedback impedances Z ib, which are the same as the impedance zb. The configuration is therefore a passive component. In order to make the gain impedance of the splitter independent of the setting or frequency, the feedback impedance Zib of the current-to-voltage converter 14 is also adjusted to be the same as Zb, because in this case The current-to-voltage converter 14 can be used as a differential amplifier with gain.-The gain of the voltage Vhyb at the output of the current-to-voltage converter 14 (that is, for the voltage between the pins RXO and RX1) The gain) can be written as: This paper size is applicable to the Chinese National Standard (CNS) A4 specification (2) 0 X 297 male 5n (Jing first read the precautions on the back before filling this page) • 丨 I 丨 — 丨 丨 —Order-- ------ Ministry of Economic Affairs Hui Property Office employees consumer cooperatives printed - 469707 A7 B7 V. invention is described in (7)

Grx = Vhyb/VrX,相當於Grx = Vhyb / VrX, which is equivalent

Grx=— Zfb/Zb,其値爲 1,如果 Zib=Zb。 {請先閱讀背面之注意事項再填寫本頁) 差動式橋路1 3是在傳送與接收兩個方向上運作的。 在傳送或TX的方向上,差動式橋路1 3自介於路徑 15與16之端點15A與16A之間的TX驅動器接收 一電壓信號V tx,然後直接將之傳到接腳τχ 〇和TX 1 〇 在接收或RX的方向上,由接線1傳來的電壓訊號則 首先被轉換器2轉換爲介於接腳RXO和RX1之間的電 壓,如圖1所示。 f 經由阻抗Zb,使該所得之電流在電流至電壓轉換器 1 4中被轉換爲電壓Vhyb。 可程式增益放大器(PGA) 9經如此而補償前段路 徑的增益’以獲得一個總增益,此値即爲Vtx到 Vhyb的增益,而減少至1。Vtr爲在與線路1之等效阻 抗串聯之等效接線電壓源21(如圖2與3之虛線所示) ,而Vhyb則爲電流對電壓轉換器1 4的輸出電壓》 經濟部智慧財產局員工消費合作社印製 對於熟知此技藝者應知|總增益可以被推算爲Grx = — Zfb / Zb, where 値 is 1, if Zib = Zb. {Please read the notes on the back before filling this page.) Differential bridges 1 and 3 operate in two directions of transmission and reception. In the direction of transmission or TX, the differential bridge 13 receives a voltage signal V tx from the TX driver between the ends 15A and 16A of the paths 15 and 16 and then directly transmits it to the pin τχ 〇 And TX 1 〇 In the direction of receiving or RX, the voltage signal transmitted from wiring 1 is first converted by converter 2 to the voltage between pins RXO and RX1, as shown in Figure 1. f Via the impedance Zb, the obtained current is converted into a voltage Vhyb in the current-to-voltage converter 14. The Programmable Gain Amplifier (PGA) 9 thus compensates the gain of the previous path ’to obtain a total gain, which is the gain from Vtx to Vhyb, and is reduced to one. Vtr is an equivalent wiring voltage source 21 in series with the equivalent impedance of line 1 (as shown by the dashed lines in Figs. 2 and 3), and Vhyb is the output voltage of the current-to-voltage converter 14 " Printed by Employee Consumer Cooperatives. For those who are familiar with this skill, the total gain can be calculated as

GtnirVbyli/Vtrx,艮[], G.rx = Zfb*(Rt/2n2)/[Zb(Rl/2n2) + R,/2n2 + Zb]*Z.r + ii/2]GtnirVbyli / Vtrx, Gen [], G.rx = Zfb * (Rt / 2n2) / [Zb (Rl / 2n2) + R, / 2n2 + Zb] * Z.r + ii / 2]

Gtn = Zfb/Zb*(RJ2n2)/(Ri/2n2 + Zw.ii/2) -1Ό - 本纸張尺度適用中國圃家標準(CNS)A4規樁(210x297公螫) d 6 970 7 A7 B7 經濟部智慧財產局員Η消費合作杜印製 得 使 定 選 經 k 果 如 五、發明說明(8 ) 此增益G t 並不會受回訊取消所影響。 因爲差動式橋路1 3事實上是一個差動阻抗橋路,對 於熟知此技藝者應知最好的訊回耗損是在當此橋路處於平 衡狀況下而得到的。 當此橋路係處於平衡狀況下,TX訊回耗損(此後稱 爲G t r X ;1 )係等於零。於是,在此系統的初始化期間,此 TX訊回耗損增益將於後述而被估算。 對熟知此技藝者之專家可輕易的導出TX訊回耗損增 益Gtrxl2估計値(即自至之增益,其中 Vtx是已知施加於端子15A與16A之電壓),如下: 訊回耗損增益:Gtn = Zfb / Zb * (RJ2n2) / (Ri / 2n2 + Zw.ii / 2) -1Ό-This paper size is applicable to China Garden Standard (CNS) A4 gauge pile (210x297 cm) d 6 970 7 A7 B7 Members of the Intellectual Property Bureau of the Ministry of Economic Affairs and Consumer Cooperation have made the selection process so that the selection process will be as follows: V. Invention Description (8) This gain G t will not be affected by the cancellation of the reply. Because the differential bridge 13 is actually a differential impedance bridge, those skilled in the art should know that the best return loss is obtained when the bridge is in equilibrium. When the bridge system is in a balanced state, the TX signal return loss (hereinafter referred to as G t r X; 1) is equal to zero. Therefore, during the initialization period of the system, the TX signal loss gain will be estimated later. Experts who are familiar with this technique can easily derive the TX gain loss gain Gtrxl2 estimate (that is, the self-contained gain, where Vtx is the voltage applied to terminals 15A and 16A), as follows: Lost gain gain:

VV

Gtrt = V hyb/V 1 ιGtrt = V hyb / V 1 ι

Gtrx = Zfb/Zi*[Zi-Zb -(Ri/2n2)*(Zir+i! + 2Zb/Zir + ii]divided by [Z2*((R,/2n2)*(Zu + ii + 2Z〇/Z.r + M + Zb)] 當滿足下列的情況下,TX訊回耗損增益係等於0 : Z b必需相等於 kZ.rtn*(Z2-R1/2n1)/(kZtr.1i + 2kRl/2n2) where k is the scaling factor. 本紙張尺度適用中國國家標準(CNS)A4梘格(210 X 297公《 1 (請先閱讀背面之注意事項再填寫本頁) ---I ! I 訂-------1 1^. 4 6 970 經濟部智慧財產局員工消費合作社印*1衣 A7 B7 五、發明說明(9 ) Z2-Rt/2 n2=k 2Rt/2n2 即, Z2= (2k + l) Κ*/2η2,而且 2^被調降爲 Zb =〔 l/kZu + ii+l/kURVZn2)〕_1 t. 平衡阻抗Z b應該儘可能趨近於與標座線並聯之標度 端電阻値2 k Rt/2 η2以及轉換器阻抗値k Z tr + li 的組合値,如前所述,拼合器便因此而處於平衡狀態,並 且能輸出最好的訊回損耗。 在實際的情況下,拼合器TX回訊損耗增益Gtxrl 是由微處理器4,由所測到的電壓之數位化値V h y b及經 數位化之已知値V t *所計算出來的。 如果拼合器TX訊回耗損增益Gtrxl不爲0,微處 理器即微調在拼合器5中的可調式被動元件,並經過調適 回路,直到該値等於0爲止。當調適的工作完成之後,該 可調式被動元件Ri、(:1和(:2即爲最佳値了。 V· 對於此調適回路採用了一適切的演算法,如眾所週知 的$最陡滑落#演算法。藉由此演算法,微處理器4便可 以藉由正加量或負減量而改變不同可調式被動元件之連續 値。之後再檢查其對電壓Vhyb的影響’而最終改變導致 Vhyb/Vtx減少之元件。這樣的步驟會重覆進行,直到 電壓比Vhyb/Vtxf再改變爲止’此電壓此即爲TX訊 回損耗增益G p r i。 在一實施例中’特別是對於X D S L·之應用’電阻 R。可在2 8與8 9 6任歐姆之間’電壓Ri則可在1 5與 太紙張尺庠谪用中因网宏摁準<T:RS)A4相烙X押7公兹) I! ! I I--— nil * I II — 11 — ^ ---— — — — — — I (諳先Μ讀背δ之注意事項再填寫本頁) 4 6 9 7 Ο T 〜 ____Β7____ 五、發明說明(10 ) 240任歐姆之間、電壓《::在了,5及12〇pF之間、 電容C 2在2 4 0與3 9 0 p F之間做調整。 經濟部智慧財產局員工消費合作社印製 n 1-— n u n f n I n t— I n I n n 11 I <請先閱讀背面之注意事項再填寫本頁) 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)Gtrx = Zfb / Zi * [Zi-Zb-(Ri / 2n2) * (Zir + i! + 2Zb / Zir + ii) divided by [Z2 * ((R, / 2n2) * (Zu + ii + 2Z〇 / Zr + M + Zb)] When the following conditions are met, the loss gain of the TX signal is equal to 0: Z b must be equal to kZ.rtn * (Z2-R1 / 2n1) / (kZtr.1i + 2kRl / 2n2) where k is the scaling factor. This paper scale applies the Chinese National Standard (CNS) A4 grid (210 X 297) "1 (Please read the precautions on the back before filling this page) --- I! I Order ---- --- 1 1 ^. 4 6 970 Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs * 1 A7 B7 V. Description of the invention (9) Z2-Rt / 2 n2 = k 2Rt / 2n2 That is, Z2 = (2k + l ) Κ * / 2η2, and 2 ^ is reduced to Zb = [l / kZu + ii + l / kURVZn2)] _ 1 t. The balanced impedance Z b should be as close as possible to the scale end resistance in parallel with the base line The combination of 値 2 k Rt / 2 η2 and the converter impedance 値 k Z tr + li 値, as mentioned before, the splitter is therefore in equilibrium and can output the best return loss. In the actual situation The TX return loss gain Gtxrl of the splitter is determined by the microprocessor 4 by the digitization of the measured voltage hy V hyb and digitization. Calculated by the known 値 V t *. If the loss gain Gtrxl of the TX signal return of the splitter is not 0, the microprocessor fine-tunes the adjustable passive element in the splitter 5 and goes through the adjustment loop until the 値 is equal to Up to 0. After the adjustment work is completed, the adjustable passive components Ri, (: 1 and (: 2 are the best.) V. An appropriate algorithm is used for this adaptation circuit, such as the well-known $ most滑 滑落 # algorithm. With this algorithm, the microprocessor 4 can change the continuity of different adjustable passive components by positive or negative decrement. Then check its effect on the voltage Vhyb afterwards and finally change The component that causes Vhyb / Vtx to decrease. Such steps will be repeated until the voltage ratio Vhyb / Vtxf is changed again. This voltage is the TX signal loss gain G pri. In one embodiment, especially for XDSL · The application of 'resistance R. Can be between 2 8 and 8 9 6 ohms' voltage Ri can be used in 1 5 and too large paper size due to the network macro standard < T: RS) A4 phase solder X charge 7 km) I!! I I --— nil * I II — 11 — ^ ---— — — — — — I (I must read the precautions for reading δ before filling out this page) 4 6 9 7 Ο T ~ ____ Β7 ____ V. Description of the invention (10) Between 240 ohms and voltage ":: now, 5 and Capacitor C 2 is adjusted between 120 pF and 240 pF. Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs n 1-— nunfn I nt— I n I nn 11 I < Please read the notes on the back before filling out this page) This paper size applies to China National Standard (CNS) A4 (210 X 297 mm)

Claims (1)

d 97 0 Τ Β8 _§__ 六、申請專利範圍 1 .—種通訊線路系統中的回訊取消方法,其中該方 法之執行係藉由調整形式該通訊線路系統之類比前端部部 份之可調式被動元件,藉此使得該可調式被動元件之値由 數位控制機構(4 )所控制。 2 .如申請專利範圍第1項的方法,其中比例因數( k)是用於調整上述可調式被動元件。 3 .如申請專利範圍第1項的方法,其中調整該可調 式被動元件,包括量測在以該拚合器(5 )中之TX訊回 耗損增益之步驟,藉此,當此增益不爲〇時’數位控制機 構(4 )經由對可調式被動元件之調整迴路,而直到得到 該T X訊回損耗增益爲止。 4 .如申請專利範圍第2項或第3項之方法,其中該 拼合器(5 )包含一具有兩分支路(1 9 )之一差動式 橋路(13),每個橋路包含兩個串聯之可調式被動阻抗 (Z2以及Zb),其中之一係爲一可調式平衡阻抗(Zb ),使得該可調式平衡阻抗(Zb)之値係儘可能接近於在 Tx路徑中之線路端電阻(2Rt/2 η2)之串聯電路之 標度阻抗値,以及線路阻抗(Z t r 〗i )。 5 .如申請專利範圍第4項之方法,其中該拼合器包 含一電流對電壓轉換器(1.4),經調整之回饋阻抗( Zib),使其等於該可調式平衡阻抗(Zb)。 6 . —種在通訊線路系統中之回訊取消裝置’其中該 裝置包含: —拼合器(5 ),係爲該通訊線路系統之類比前端部 本紙張尺度適用中國國家標準(CNS)A4規格(210 x 297公餐) .]4 - 丨 11!111 — -滅 I I ! I I 訂 *1 — — — · — — - (請先閱飧背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印¥衣 d6 970 7 B8 C8 D8 六、申請專利範圍 份,該拼合器(5 )包含數個可調式被動元件,該値可由 以下之數位控制機構所控制; 一數位控制機構(4),連接至該拼合器(5) ’以 及包括於該裝置中。 7 .如申請專利範圍第6項之裝置,其中該拼合器( 5 )之該可調式被動元件係由一預設比例因數(k )所標 度。 8 .如申請專利範圍第6項之裝置,其中該拼合器( 5)包含一差動式橋路(13)以及一電流至電壓轉換器 (14)。 9 .如申請專利範圍第8項之裝置,其中該差動式橋 路(13)包含兩個相同之分支電路(19),每個分支 電路包含一與一第二可調式阻抗(Z2)串聯之一可調式平 衡阻抗(Z b )。 1 〇 .如申請專利範圍第9項之裝置,其中該可調式 平衡阻抗(Zb)包含一可調式電阻(R。),與一可調式 電路(Ri)與一可調式電容(Ci)並聯,以即與另一電 阻(R 3 )並聯。 1 1 .如申請專利範圍第1 0項之裝置,其中該另一 電阻(R 3 )具有一與位在T X路徑上之線路電阻(1 2 ) 相同電阻値,而以該比例因數(k )標度。 1 2 .如申請專利範圍第9項之裝置,其中該每個分 支電路(1 9 )之該第二可調式阻抗(22)包含一與一可 調式電容(C2)串聯之電阻(R2),該電阻(R2)之 本紙張尺度適用中國國家標準(CNS)A.l規格(210 X 297公釐) H ί I n n 1 > .^1 tt 1 一口、· Mae I ir tt I n <請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作钍印製 ^ 15- 469707 D8 六、申請專利範圍 電阻値(2 kRt/2 η2)係等於在TX路徑中之該線路 贿電阻(1 2 )之電阻値相同,而由該比例因數(k)所 標度》 1 3 .如申請專利範圍第9項之裝置,其中該電流至 電壓轉換器(1 4 )包含一具有與該可調式平衡阻抗(Z. )相同阻抗値之可調式回饋阻抗(Zfb)之運算放大器( 2 0)。 1 4 .如申請專利範圍第6項之裝置,其中該數位控 制機構包含一微處理器(4)。 1 5 .如申請專利範圍第6項之裝置,其中該可調式 被動元件係舄一積體電路之部分。 ------------*裝-------訂----- !線 (請先閱讀背面之泫意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 本紙張尺度適用中國國家標準(CNS)A4規格(210 * 297公釐) .·|ό_d 97 0 Τ Β8 _§__ VI. Application for patent scope 1. A method for canceling the echo in a communication line system, wherein the implementation of this method is by adjusting the form of the analog front end of the communication line system. Passive element, so that the adjustable passive element can be controlled by the digital control mechanism (4). 2. The method according to item 1 of the scope of patent application, wherein the scale factor (k) is used to adjust the above-mentioned adjustable passive element. 3. The method according to item 1 of the scope of patent application, wherein adjusting the adjustable passive component includes the step of measuring the TX signal loss gain in the splitter (5), whereby when this gain is not At 0 o'clock, the digital control mechanism (4) passes the adjustment loop to the adjustable passive component until the TX signal return loss gain is obtained. 4. The method according to item 2 or item 3 of the patent application scope, wherein the splitter (5) comprises a differential bridge (13) having two branches (1 9), and each bridge contains two A series of adjustable passive impedances (Z2 and Zb), one of which is an adjustable balanced impedance (Zb), so that the system of the adjustable balanced impedance (Zb) is as close as possible to the line end in the Tx path The scale impedance 値 of the series circuit of the resistance (2Rt / 2 η2), and the line impedance (Z tr i). 5. The method according to item 4 of the scope of patent application, wherein the splitter includes a current-to-voltage converter (1.4), and the adjusted feedback impedance (Zib) is made equal to the adjustable balanced impedance (Zb). 6. —An echo cancellation device in a communication line system 'wherein the device includes:-a splitter (5), which is the analog front end of the communication line system. The paper size of this paper applies the Chinese National Standard (CNS) A4 specification ( 210 x 297 public meals).] 4-丨 11! 111 — -II II! II order * 1 — — — · — —-(Please read the notes on the back of the page before filling out this page) Staff of the Intellectual Property Bureau of the Ministry of Economic Affairs Consumption cooperative printed ¥ clothing d6 970 7 B8 C8 D8 6. The scope of patent application, the splitter (5) contains several adjustable passive components, which can be controlled by the following digital control agencies; a digital control agency (4) , Connected to the splitter (5) 'and included in the device. 7. The device according to item 6 of the scope of patent application, wherein the adjustable passive element of the splitter (5) is scaled by a preset scale factor (k). 8. The device according to item 6 of the patent application, wherein the splitter (5) comprises a differential bridge (13) and a current-to-voltage converter (14). 9. The device according to item 8 of the scope of patent application, wherein the differential bridge circuit (13) includes two identical branch circuits (19), each branch circuit including one in series with a second adjustable impedance (Z2) One is adjustable balance impedance (Z b). 10. The device according to item 9 of the scope of patent application, wherein the adjustable balance impedance (Zb) includes an adjustable resistor (R.), which is connected in parallel with an adjustable circuit (Ri) and an adjustable capacitor (Ci), So in parallel with another resistor (R 3). 1 1. The device according to item 10 of the scope of patent application, wherein the other resistor (R 3) has the same resistance 与 as the line resistance (1 2) located on the TX path, and the proportionality factor (k) is Scaling. 12. The device according to item 9 of the scope of patent application, wherein the second adjustable impedance (22) of each branch circuit (19) includes a resistor (R2) connected in series with an adjustable capacitor (C2), The paper size of this resistor (R2) is applicable to the Chinese National Standard (CNS) Al specification (210 X 297 mm) H ί I nn 1 >. ^ 1 tt 1 bite, · Mae I ir tt I n < Read the notes on the back and fill in this page) Consumption cooperation by employees of the Intellectual Property Bureau of the Ministry of Economic Affairs 钍 15- 469707 D8 VI. Patent application scope 値 (2 kRt / 2 η2) is equal to the line bribe in the TX path The resistance 値 of the resistor (1 2) is the same, and it is scaled by the proportionality factor (k) "1 3. As for the device in the scope of patent application item 9, wherein the current-to-voltage converter (1 4) includes a The adjustable balanced impedance (Z.) has the same impedance and an adjustable feedback impedance (Zfb) operational amplifier (20). 14. The device according to item 6 of the patent application, wherein the digital control mechanism includes a microprocessor (4). 15. The device according to item 6 of the scope of patent application, wherein the adjustable passive component is part of an integrated circuit. ------------ * Install ------- Order -----! Line (Please read the notice on the back before filling out this page) Staff Consumption of Intellectual Property Bureau of the Ministry of Economic Affairs The paper size printed by the cooperative is applicable to the Chinese National Standard (CNS) A4 (210 * 297 mm). · | Ό_
TW089107227A 1999-12-06 2000-04-18 Method and device for echo cancelling TW469707B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP99403062A EP1107464A1 (en) 1999-12-06 1999-12-06 Method and device for echo cancelling

Publications (1)

Publication Number Publication Date
TW469707B true TW469707B (en) 2001-12-21

Family

ID=8242208

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089107227A TW469707B (en) 1999-12-06 2000-04-18 Method and device for echo cancelling

Country Status (9)

Country Link
US (1) US6917682B2 (en)
EP (1) EP1107464A1 (en)
JP (1) JP2001211105A (en)
KR (1) KR20010062122A (en)
AU (1) AU7152900A (en)
CA (1) CA2327209A1 (en)
IL (1) IL139719A0 (en)
SG (1) SG162602A1 (en)
TW (1) TW469707B (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6895040B2 (en) * 2001-05-01 2005-05-17 Silicon Laboratories, Inc. Architecture for a digital subscriber line analog front end
US6944213B2 (en) * 2001-05-01 2005-09-13 Silicon Laboratories, Inc. Adaptive hybrid for a digital subscriber line analog front end
US20030031139A1 (en) * 2001-08-06 2003-02-13 Thilenius Stephen C. Echo cancellation circuit
KR100539223B1 (en) * 2002-06-05 2005-12-27 삼성전자주식회사 Method and Apparatus for adjusting passband of high pass filter
DE10234725B4 (en) 2002-07-30 2004-09-23 Infineon Technologies Ag Transceiver with integrated hybrid circuit
DE10247208A1 (en) 2002-10-10 2004-04-22 Infineon Technologies Ag Bridge-circuit arrangement for echo suppression in communication devices e.g. for xDSL-transmission systems, includes variable simulating device for simulating at least one circuit section of bridge branch
US6931122B2 (en) * 2003-02-05 2005-08-16 Analog Devices, Inc. Single transformer hybrid system and method
US7457258B2 (en) * 2003-12-31 2008-11-25 Texas Instruments Incorporated Tunable filter to facilitate communications
US7554933B2 (en) * 2004-01-09 2009-06-30 Realtek Semiconductor Corp. Echo cancellation device for full duplex communication systems
EP1612962B1 (en) * 2004-06-29 2011-09-28 Lantiq Deutschland GmbH Broadband xDSL transceiver
DE102004042994B4 (en) * 2004-09-06 2007-08-30 Infineon Technologies Ag Method and device for echo suppression
KR101408755B1 (en) * 2009-07-28 2014-06-17 파나소닉 주식회사 Communication system and communication terminal

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5525254A (en) * 1978-08-10 1980-02-22 Nec Corp Signal receiving circuit
JPS5632836A (en) * 1979-08-25 1981-04-02 Fujitsu Ltd Electronic hybrid circuit
US4386430A (en) * 1980-10-23 1983-05-31 International Telephone And Telegraph Corporation Automatic equalizer for synthesizing recursive filters
GB8404563D0 (en) * 1984-02-21 1984-03-28 Plessey Co Plc Adaptive cancellation bridge circuit
US4757530A (en) * 1984-05-14 1988-07-12 Northern Telecom Limited Adaptive hybrid
FI71857C (en) * 1985-06-13 1987-02-09 Nokia Oy Ab Method for adjusting the equalization impedance of a fork transformer.
JPH02296419A (en) * 1989-05-11 1990-12-07 Fujitsu Ltd Balanced element selection method for balanced network
US5333192A (en) * 1990-06-26 1994-07-26 Northern Telecom Limited Line interface circuit
JP2520770B2 (en) 1990-07-06 1996-07-31 富士通株式会社 Hybrid circuit
US5734703A (en) * 1993-05-26 1998-03-31 Hitachi Maxell, Ltd. Hybrid circuit and data communication apparatus
JPH0837480A (en) * 1994-07-22 1996-02-06 Fujitsu Ltd Echo canceler
US6281829B1 (en) * 1998-08-28 2001-08-28 Globespan, Inc. Multi-mode analog front-end
FR2798022B1 (en) * 1999-08-30 2008-09-26 St Microelectronics Sa HYBRID EMISSION-RECEPTION CIRCUIT

Also Published As

Publication number Publication date
SG162602A1 (en) 2010-07-29
US20010021250A1 (en) 2001-09-13
CA2327209A1 (en) 2001-06-06
JP2001211105A (en) 2001-08-03
US6917682B2 (en) 2005-07-12
EP1107464A1 (en) 2001-06-13
KR20010062122A (en) 2001-07-07
AU7152900A (en) 2001-06-07
IL139719A0 (en) 2002-02-10

Similar Documents

Publication Publication Date Title
TW469707B (en) Method and device for echo cancelling
US7729429B1 (en) Active replica transformer hybrid
CA2713963A1 (en) Method and device for active impedance matching
US4358643A (en) Two to four wire hybrid circuit
US4074087A (en) Bidirectional voice frequency repeater
US6925171B2 (en) Universal impedance matching network for the subscriber line integrated circuits
US4878244A (en) Electronic hybrid circuit
US5541990A (en) Compensated hybrid
US4163878A (en) Electronic hybrid and hybrid repeater with bridge circuit
US4346266A (en) Hybrid circuit
JP4340012B2 (en) Transceiver chip for digital transmission system
US4378472A (en) Two to four wire hybrid circuit arrangement for a pulse code modulated time multiplex telecommunication system
JPS5816782B2 (en) Telephone transmitter/receiver circuit
EP0062442A2 (en) Apparatus for coupling signals to or from a two-wire line
US4789999A (en) Line circuit for coupling a subscriber set to a switching facility to provide a complex impedance match
EP0693846A2 (en) Telephone subscriber line interface circuit and method
JPS6342977B2 (en)
EP1089450B1 (en) Telephone line interface circuit
WO2003032515A1 (en) Echo cancelling arrangement
JP3442227B2 (en) Balanced audio transmission / reception circuit
JPH033009Y2 (en)
JP2744033B2 (en) Exchange equipment
US4852159A (en) Circuit arrangement for a module in the exchange of a digital TDM telecommunications network
JPS58170232A (en) Balancing circuit network in digital terminal station
JPS6331970B2 (en)