TW460961B - A method of processing semiconductor wafers - Google Patents

A method of processing semiconductor wafers Download PDF

Info

Publication number
TW460961B
TW460961B TW89108874A TW89108874A TW460961B TW 460961 B TW460961 B TW 460961B TW 89108874 A TW89108874 A TW 89108874A TW 89108874 A TW89108874 A TW 89108874A TW 460961 B TW460961 B TW 460961B
Authority
TW
Taiwan
Prior art keywords
wafer
polishing
etching
thickness
steps
Prior art date
Application number
TW89108874A
Other languages
Chinese (zh)
Inventor
Shinichi Miura
Ankur Desai
Henry Erk
Zhijian Pei
Original Assignee
Plasmasil Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Plasmasil Llc filed Critical Plasmasil Llc
Application granted granted Critical
Publication of TW460961B publication Critical patent/TW460961B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • H01L21/0201Specific process step
    • H01L21/02019Chemical etching

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Weting (AREA)

Abstract

A method of processing a semiconductor wafer sliced from a single-crystal ingot and having front and back surfaces and a peripheral edge. The method includes the steps of grinding the wafer to improve the thickness uniformity of the wafer and to reduce waviness in the wafer, etching the wafer to reduce stress in the wafer and smooth the surfaces, and performing plasma assisted chemical etching (PACE) on the wafer to improve the thickness uniformity of the wafer.

Description

經濟部智慧財產局員工消費合作社印製 460961 A7 ----- -- B7__ 五、發明說明(1 ) ' 發明背景 本發明大體上與-種加工半導體晶圓的程序流程有關, 以及更具體地説,與一種使用磨光,蝕刻和電衆助長化學 蚀刻(PACE)之組合的程序流程有關。 半導體晶圓,其是做爲積體電路製造的起始材料,必須 符合某些表面平坦的要件。這樣的晶圓必須特別地抛光 (polish)使之平坦以在其上刻上電路(或是在沈積於其上的 層上),例如以電子束成像術或微影成像法。電子束製圖 器或光學印相器焦點中的晶圓平坦度在電子束成像術和微 影成像法中對於一致的成像是重要的。晶圓表面的平坦度 直接影響元件線寬能力,製程範園,良率和產量。元件尺 寸的持續減小和越來越嚴格的元件製造規格迫使半導體晶 圓製造商製備更平坦的晶圓。 晶圓的平坦度可以一全區平坦變動參數(例如,"gbir") 或一局部地點的平坦變動參數(例如’地點總指示讀數, 地點最適參考平面("SFQR")或地點總指示讀數,背向表考 中央焦點("SBIR"))來加以特性化。晶圓平坦特性化的更詳 細討論可在F.Shimura的半導體矽晶技術(Semiconductor· Silicon Crystal Technology) (Academic Press 1989),頁 191.195 中找到。 GBIR,常被用來測量全區平坦變動,爲晶圓最大和最 小厚度的差。晶圓的GBIR是晶圓磨光品質的一個重要指 標。S B IR,常被用來測量局部地點的平坦變動,爲在晶 圓一個小區域中的表面與一參考平面最大正負偏差的和, 本紙張尺度適用中國國家標準(CNS)A4規格(21〇 χ 297公釐) ------------- --------訂---------線 C (請先閲讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 4 6 096 五、發明說明(2 與晶圓的後表面平行,並在該局部地點的中央- =面相哭。SFQR,其正變得更廣爲使用來測量局部地 點坦支動’爲在晶圓一個小區域中的表面,參考 參考平面之最大正負偏差的和。 、 半導體晶圓-般是從-單晶錠製備,例如一矽條,其被 力:以修整並研磨,以得到—或多個平面以做爲後續製程中 晶圓的指向之用。然後該晶錠被切成單獨的晶圓,其每個 =過許多加工操作來使晶圓平坦,去除損害,以 Γ7反射的表面。一般來説,每個晶圓的周邊被做成圓形 以降低在進-步加工期間晶圓損害的風險。在傳統的程序 流程中,之後研磨(laPPing)每個晶圓來改善厚度—致性, 降低切割損害並降低晶圓中的起伏。然後在經過最終抛光 和清潔程序前,蝕刻晶圓以使表面平滑,並初步拋光以抛 光表面並使之平坦。 此傳統程序流程受限於晶圓平坦度,且因而受限於可接 受印圓的良率。問題部份是因爲初步抛光操作一般在使晶 圓平坦上是不精確的。傳統初步抛光過的晶圓理想上具有 對任何20 mm X 20 mm局部地點約0.4微米的SBIR和對任 何25 mm X 32 mm局部地點約0.18微米的SFQR (如半導體 業界協會(Semiconductor Industry Association)出版的全國半導 鹽技術準則:技術需求(The National Technology Roadmap f〇r_ Semiconductors : Technology Needs)中揭示的)〇 然而,這樣 的値係視實際程序狀況而定且經常是明顯地大於0.4微 米。事實上’在傳統加工的晶圓群中只有一小百分比的晶 本紙張尺度適用中國國家標準(CNS)A4規格(21〇 x 297公釐) --------^--------- (請先閲讀背面之注意事項再填寫本頁) 46 0961 A7Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 460961 A7 ------B7__ V. Description of the Invention (1) 'Background of the Invention The present invention is generally related to a process flow for processing semiconductor wafers, and more specifically That said, it's about a process flow that uses a combination of polishing, etching, and galvanic chemical etching (PACE). Semiconductor wafers, which are the starting materials for the fabrication of integrated circuits, must meet certain flat surface requirements. Such wafers must be particularly polished to flatten them with circuits (or layers deposited on them), such as by electron beam imaging or lithography. Wafer flatness in the focus of an electron beam plotter or optical printer is important for consistent imaging in electron beam imaging and lithography. The flatness of the wafer surface directly affects the line width capability of components, process range, yield and yield. Continued reductions in component sizes and increasingly stringent component manufacturing specifications have forced semiconductor wafer manufacturers to produce flatter wafers. The flatness of the wafer can be a flatness variation parameter for the whole area (for example, " gbir ") or a flatness variation parameter for a local place (for example, 'location total indication reading, location optimum reference plane (" SFQR ") or location general indication The reading is characterised by turning it back towards the central focus of the test (" SBIR ")). A more detailed discussion of wafer planarization can be found in F. Shimura's Semiconductor Silicon Crystal Technology (Academic Press 1989), page 191.195. GBIR is often used to measure the flatness of the whole area, which is the difference between the maximum and minimum thickness of the wafer. The GBIR of a wafer is an important indicator of wafer polishing quality. SB IR is often used to measure the flatness of local locations. It is the sum of the maximum positive and negative deviations between the surface and a reference plane in a small area of the wafer. This paper size applies the Chinese National Standard (CNS) A4 specification (21〇χ). 297 mm) ------------- -------- Order --------- Line C (Please read the notes on the back before filling this page) Printed by the Intellectual Property Bureau's Consumer Cooperatives of the Ministry of Economic Affairs 4 6 096 V. Description of the invention (2 Parallel to the back surface of the wafer and in the center of the local place-= face crying. SFQR, which is becoming more widely used The measurement of local support is the sum of the maximum positive and negative deviations of the surface in a small area of the wafer with reference to the reference plane. Semiconductor wafers are generally prepared from single-crystal ingots, such as a silicon strip, which : Trimming and grinding to obtain—or multiple planes—for orientation of the wafer in subsequent processes. The ingot is then cut into individual wafers, each of which = passes through many processing operations to make the wafer Flat, removes damage and reflects the surface at Γ 7. Generally, the periphery of each wafer is made round to reduce Risk of wafer damage during further processing. In traditional process flow, each wafer is then laPPed to improve thickness-consistency, reduce cutting damage and reduce undulations in the wafer. Before the polishing and cleaning process, the wafer is etched to smooth the surface, and preliminary polishing is used to polish and flatten the surface. This traditional process flow is limited by wafer flatness, and thus limited by the yield of acceptable inking. Part of the problem is that the preliminary polishing operation is generally inaccurate in flattening the wafer. The traditional preliminary polished wafer ideally has an SBIR of about 0.4 microns for any 20 mm X 20 mm local spot and for any 25 mm X SFQR of about 0.18 microns at a 32 mm local site (as disclosed in the National Technology Roadmap for Semiconductors: Technology Needs published by the Semiconductor Industry Association). However, This is dependent on the actual process conditions and is often significantly larger than 0.4 microns. In fact 'wafers traditionally processed Only a small percentage of the size of the crystalline paper is applicable to the Chinese National Standard (CNS) A4 (21 × 297 mm) -------- ^ --------- (Please read the back first (Notes on this page, please fill out this page) 46 0961 A7

圓符合上述理想的平坦规格。不符合此規格的晶圓通常被 ‘=、並丢棄再者’有某些研磨和初步抛光操作的壞處, 其增加了加工半導體晶圓的成本。傳統的研磨機器並非自 動的’其增加了所需的人工和操作所需的時間。抛光是一 緩慢的心序並需要相對的|時間來從晶圓上去除材料。因 此,需要更多抛光的機器來増加晶圓的總量或產量。另 在每次研磨和初步拋光操作中使用了筇貴的耗材(例 桌料,墊予)。因此,有對一種新的程序流程的需 其旎夠改善半導體晶圓的平坦性,已予生產運轉的良 和程序流程的成本效率。 發明總結 在;個本發Θ月的目標和特性巾,可注意到提供—加工半 導體晶圓的万法’其製造具有平坦表面的已完成晶圓,·提 供不需要研磨的這樣—個方法;提供不需要初步抛光的這 樣個方法,提供降低晶圓起伏的這樣一個方法;提供生 產更一致的全區和局部厚度晶圓的這樣一個方法;以及提 供對使用在加工晶圓上經濟的這樣一個方法。 w 一般而言’一種加工半導體晶圓的方法,該晶圓是從一 單TO錠上切下來並具有前後表面和一圓周邊,包含了磨光 卵圓的步驟以改善晶圓的厚度一致性以及降低晶圓的起 伏蝕刻曰θ圓以降低晶圓中的應力並使表面平滑,以及在 晶圓上執行電衆助長化學姓刻(PACE)以使晶圓平坦並改善 晶圓的厚度一致性。 就發明的另一個觀點而言,該方法包含了磨光晶圓的步 外 如求率 (請先閱讀背面之注意事項再填寫本頁) -丨線. ... _ - 6 本紙張尺雜财闕 n I H · 4 6 096 1The circle meets the above-mentioned ideal flat specifications. Wafers that do not meet this specification are usually ‘=, and discarded,’ which has some disadvantages in grinding and preliminary polishing operations, which increase the cost of processing semiconductor wafers. Traditional grinding machines are not automatic 'which increases the labor and time required for operation. Polishing is a slow heartbeat and requires relative | time to remove material from the wafer. Therefore, more polishing machines are needed to increase the total amount or yield of wafers. In addition, expensive consumables are used in each grinding and preliminary polishing operation (eg table materials, pads). Therefore, there is a need for a new program flow that is sufficient to improve the flatness of semiconductor wafers, the goodness of production operations and the cost efficiency of the program flow. The invention is summarized in the goals and characteristics of this month. It can be noted that the method of providing-processing semiconductor wafers-which manufactures completed wafers with flat surfaces, and · provides such a method that does not require polishing; Provide such a method that does not require preliminary polishing, provide such a method to reduce wafer undulation; provide such a method to produce more consistent full-area and local-thickness wafers; and provide such a method that is economical for use on processed wafers method. w Generally speaking, a method for processing a semiconductor wafer. The wafer is cut from a single TO ingot and has front and back surfaces and a circular periphery. It includes a step of polishing the oval to improve the thickness consistency of the wafer and Reducing the undulation of the wafer, theta circles to reduce the stress in the wafer and smooth the surface, and to perform a PACE on the wafer to flatten the wafer and improve the thickness consistency of the wafer. As far as another aspect of the invention is concerned, the method includes the step-by-step rate of polishing the wafer (please read the precautions on the back before filling out this page)-line. ... _-6 paper rule Choi n IH4 6 096 1

經 濟 部 智 慧 財 產 局 消 費 合 作 社 印 Μ 騾以改善晶圓的厚度一致性並降低晶圓的起伏。使用—高 光澤姓刻劑來微钱刻晶圓以除去小於約15微米的總^ 厚度,如此使得在晶圓中的應力降低且如此使得晶圓的前 後表面平滑。該方法也包含在晶圓上執行電聚助長化學姓 刻(PACE)以使晶圓平坦並改善晶圓的厚度―致性。晶圓的 前表面最後才拋光。晶圓的加工不需任何初步拋光步驟且 不需任何研磨步驟。 本發明的其它目標和特性部份是明顯的,而部份將在下 文中指出。 圖式簡诚 圖為㈨权圖,顯Tjt 一種根據本發明來製造晶圓的方 法0 較佳實施例的詳細說明 垅本發明的較佳万法而言,使用同時雙重表面磨光 (SDSG),餘刻和電漿助長化學蚀刻步驟之组合來製造半導 體晶圓。本方法產生相對平坦的晶圓,其具有相對—致的 厚度穿低起伏’且不需初步抛光或研磨操作。 半導體晶圓是從一單晶鍵切下來的,例如藉由使用傳統 内徑錄或傳統的線錄’以具有一事先決定的初始厚度。切 :的晶圓-般是碟狀,並具有一圓周邊以及背對背的前後 面就本說明的目的而言,晶圓的前表面是元件最後被 的表面。每個晶圓的初始厚度大致上大於所需的最 以允許之後的加工操作減少晶圓的厚度而沒有損 傷晶圓的風險。例如,初始厚度可能在肖_-麗 (請先閱讀背面之注意事項再填寫本頁) --------訂----------線. -7- 本紙張尺錢对關 46 096 ί Α7 經濟部智慧財產局員工消費合作社印製 五、發明說明( 微米的範圍内。 在切下後,晶圓接受清潔程序以除去來自切下操作時沈 積在晶圓上的微粒。晶圓的圓周邊以—傳統的邊緣磨光器 (未顯不)做出輪廓(做成圓形)以降低在進一步加工中對晶 圓損害的風險。再次清潔晶圓以除去來自邊緣磨光操作= 沈積在晶圓上的微粒。晶圓在下一個操作之前可以雷射打 印記號。 田丁 知後晶圓接受磨光操作以磨光前後表面之—或兩者,以 改善晶圓的厚度一致性,並降低由切下操作所造成的損害 和起伏。磨光操作最好是同時雙重表面磨光(SDSG)操作。 然而,其它的磨光操作也在本發明的範圍之内,包括但不 限制於傳統的單一表面或非同時雙重磨光操作,或一多步 驟磨光程序,其包括初步,中間及/或微磨光步驟。簡言 較合適的SDSG操作包括將幾個晶圓置於傳統的 SDSG儀器中。適合的儀器包括由位於2_34, MinamiThe Intellectual Property Office of the Ministry of Economic Affairs and Consumer Affairs Co., Ltd. printed M 骡 to improve wafer thickness consistency and reduce wafer undulations. Use-high gloss nicking agent to micro-move the wafer to remove a total thickness of less than about 15 microns, so that the stress in the wafer is reduced and the front and back surfaces of the wafer are thus smoothed. The method also includes performing electropolymerization on the wafer to promote chemical engraving (PACE) to flatten the wafer and improve wafer thickness-consistency. The front surface of the wafer is finally polished. Wafer processing does not require any preliminary polishing steps and no grinding steps. Other objects and features of the present invention are partially obvious, and some will be pointed out below. The schematic diagram is a schematic diagram showing the Tjt method for manufacturing a wafer according to the present invention. 0 Detailed description of the preferred embodiment. For the preferred method of the present invention, simultaneous dual surface polishing (SDSG) is used. The combination of etch, plasma, and plasma facilitates chemical etching steps to fabricate semiconductor wafers. This method produces relatively flat wafers with relatively uniform thickness penetration and low undulation 'without the need for preliminary polishing or grinding operations. The semiconductor wafer is cut from a single crystal bond, for example by using a conventional inner diameter recording or a conventional wire recording 'to have a predetermined initial thickness. Cut: The wafer is generally dish-shaped and has a round perimeter and back-to-back front and back surfaces. For the purposes of this description, the front surface of the wafer is the last surface of the component. The initial thickness of each wafer is substantially larger than required to allow subsequent processing operations to reduce the thickness of the wafer without risk of damaging the wafer. For example, the initial thickness may be in Xiao _-Li (please read the precautions on the back before filling this page) -------- Order ---------- Line. -7- This paper ruler Qian Duanguan 46 096 Α7 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Description of the invention (in the range of micrometers. After dicing, the wafer undergoes a cleaning procedure to remove any deposits on the wafer from the dicing operation. Particles. The round periphery of the wafer is contoured (rounded) with a conventional edge polisher (not shown) to reduce the risk of damage to the wafer during further processing. Clean the wafer again to remove edges from the edge Polishing operation = particles deposited on the wafer. The wafer can be laser-printed before the next operation. Tian Dingzhi's wafer undergoes a polishing operation to polish one or both of the front and back surfaces to improve the wafer. Consistent thickness and reduce damage and undulation caused by the cutting operation. The polishing operation is preferably a simultaneous double surface polishing (SDSG) operation. However, other polishing operations are also within the scope of the present invention, including But not limited to traditional single surface or non-simultaneous dual Light operation, or a multi-step polishing process, which includes preliminary, intermediate, and / or micro-polishing steps. In brief, more suitable SDSG operations include placing several wafers in a traditional SDSG instrument. Suitable instruments include Located at 2_34, Minami

Uematsu-Cho, Ya〇-City,Osaka,Japan 的 Koyo Machine IndustriesKoyo Machine Industries of Uematsu-Cho, Ya〇-City, Osaka, Japan

Co.,Ltd. (Koyo機器)製造的型號DXSG3〇0以及由位於M5, Shinmei-Cho, Y〇kosuka-City, Kanagawa 的 Nippei Toyama Corp., (NTC機器)製造的型號MPG_300。每個晶圓被置於相反位 置的磨輪間,晶圓表面之一靠著一磨輪。在操作期間,輪 子之一往内移向晶圓而兩個磨輪和晶圓是在旋轉的。 SDSG操作可包括一初步,中間和最終磨光步驟。一般來 説,内移磨輪是以一約0.01至0.45釐米/分鐘之速率内 移,視磨光爲"初步","中間"或"最終"磨光而定。對 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) --------------^--------tr---------❿--------1_______________ (請先閱讀背面之注意事項再填寫本頁)Model DXSG300 manufactured by Co., Ltd. (Koyo machine) and model MPG_300 manufactured by Nippei Toyama Corp. (NTC machine) located at M5, Shinmei-Cho, Yokosuka-City, Kanagawa. Each wafer is placed between the grinding wheels in opposite positions, with one of the wafer surfaces against a grinding wheel. During operation, one of the wheels moves inward towards the wafer while the two grinding wheels and wafer are rotating. SDSG operations can include a preliminary, intermediate and final polishing step. Generally speaking, the inner grinding wheel is moved in at a rate of about 0.01 to 0.45 cm / minute, depending on the polishing as " preliminary ", " middle " or " final " polishing. Applicable to China Paper Standard (CNS) A4 (210 X 297 mm) for this paper size -------------- ^ -------- tr ------- --❿ -------- 1_______________ (Please read the notes on the back before filling this page)

460961 五、發明說明(6 )460961 V. Description of Invention (6)

Koyo機器而& ’初步磨光步驟最好以約0 15至0.45楚米 /分鐘的内移速率來處理’約0.3釐米/分鐘更合適,中間 步騾以約0.06至0.18釐米/分鐘速率,約〇12釐米/分鐘 更合適’以及最終步驟以約0 03至〇〇9釐米/分鐘之速 率,約0.0 6釐米/分鐘更合適。對NTC機器而言,初步 磨光步驟最好以約0.03至〇.〇9釐米/分鐘的内移速率來處 理,約0.06釐米/分鐘更合適,中間步驟以約〇 〇25至 〇·〇8釐米/分鐘的速率,約0 05 5釐米/分鐘更合適,以及 最終步驟以約0.01至〇.〇3釐米/分鐘的速率,約〇〇2复米 /分鐘更合適。對K〇y〇機器來說,磨輪最好以約每分鐘 1200至3600轉(rpm)來轉動,以約2200至2600 rpm之速 率更合適,以約2380 rpm之速率更合適不過,其結果造成 約1495米/分鐘的邊緣速度。再者,在K〇y〇機器中,晶 圓最好以約10-30 rpm來旋轉,以約15·25 rpm更合適,而 以約2UPm更合適不過。對NTC機器而言,磨輪最好以 約每分鐘2000至4000轉(rpm)來轉動,以約28〇〇至32〇〇 rpm之速率更合適’以約2995至3〇〇〇 rpm之速率更合適 不過’其結果造吟約1412米/分鐘的邊緣速度。在NTC機 器中,晶圓最好以約10-30 rpm來旋轉,以約18_22 rpm更 合適’而以約20 rpm更合適不過。磨輪最好具有大小在2_ ίο微米範圍内的磨粒,而約4_6微米更為合適。sdsg操 作除去晶圓材料事先決定的厚度,最好約10-90微米的總 晶圓厚度’約30-75微米總厚度更合適,而約60微米總厚度 更合適不過。以此磨光程序所產生的晶圓最好具有在一 1 mm 本紙張尺度刺巾®國家縣(CNS)A4規格(21Q χ视公楚) - ^ --------訂---------線-ί V {請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印制^ 460961 經濟部智慧財產局員工消費合作社印製 A7 五、發明說明(7 ) -— X i随面積上'約㈣奈米的方均根表面粗輪度,RMs。 磨光程序除去由切下程序所造成晶圓中的損害。磨光程序 也降低晶圓的起伏。以上討論的SDSG機器在加工晶圓中 也是相對的快速。Koy。機器每小時能夠加工4()片3〇〇_ 的晶圓,而NTC機器每小時能夠加工2〇;| 3〇〇mm的晶 圓。如熟悉此技藝的人士可明顯看㈣,3臟機器的輪 子之校準必須仔細地監視並控制,如此使得晶圓表面可均 勻地磨光。若需要的話,在磨光程序之後,晶圓可在一傳 統清潔臺上清潔。 然後晶圓接受蝕刻操作。蝕刻操作預期可爲任何技藝上 已知的傳統蝕刻操作。然而,蝕刻操作最好爲一高光澤蝕 刻操作,其中晶圓表面以一包含氫氟酸(HF)和氧化劑的水 溶液蝕刻’其一貫地產生具有改善之光澤和平滑性的晶圓 表面。姓刻操作也降低晶圓中的應力並除去由切下操作和 磨光操作所造成的一些損害《蝕刻操作最好從每個表面除 去一等於使用在每個晶圓表面之磨輪或輪子的磨粒大小的 量。較合適的蝕刻操作描述於D.G. Schimmel, J. ELECTROCHEM· .SOCIETY,固態科學與技術(solid state Scienceand Technology),Vol.123,no.5 頁 734-741 (1976)中,而 一更合適的蝕刻操作描述於共同指派的應用中,其是今曰 由以下發明者所歸檔的:Henry F. Erk和Anca Stefanescu 0 共同指派的應用在此以參考文獻包含。在此較佳的微蝕刻 操作中,晶圓的總厚度減少約2-20微米,約6-14微米爲 更合適,約10微米更合適不過。由蝕刻程序所產生的晶 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐)Koyo machine & 'The preliminary polishing step is best treated at an internal movement rate of about 0.15 to 0.45 chum / minute', about 0.3 cm / minute is more suitable, the intermediate step is at a rate of about 0.06 to 0.18 cm / minute, About 012 cm / min is more suitable 'and the final step is at a rate of about 03 to 009 cm / min, more preferably about 0.06 cm / min. For NTC machines, the preliminary polishing step is preferably processed at an internal movement rate of about 0.03 to 0.09 cm / minute, more preferably about 0.06 cm / minute, and the intermediate step is about 0.25 to 0.08 A rate of cm / min, about 0.05 cm / min is more suitable, and a final step at a rate of about 0.01 to 0.03 cm / min, about 0.02 complex meters / min is more suitable. For K〇〇〇 machine, it is best to rotate the grinding wheel at about 1200 to 3600 revolutions per minute (rpm), more suitable at a rate of about 2200 to 2600 rpm, more suitable at a rate of about 2380 rpm, but the result is Edge speed of about 1495 meters / minute. Furthermore, in a K0y0 machine, the crystal circle is preferably rotated at about 10-30 rpm, more preferably at about 15.25 rpm, and more preferably at about 2 UPm. For NTC machines, the grinding wheel is preferably rotated at about 2000 to 4000 revolutions per minute (rpm), more preferably at a rate of about 28,000 to 32,000 rpm 'and more preferably at a rate of about 2995 to 3,000 rpm. Suitable but 'results in an edge speed of about 1412 m / min. In the NTC machine, the wafer is preferably rotated at about 10-30 rpm, more preferably at about 18-22 rpm 'and more suitable at about 20 rpm. The grinding wheel preferably has abrasive particles in the range of 2 μm, and about 4 μm is more suitable. The sdsg operation removes the thickness of the wafer material in advance, preferably a total wafer thickness of about 10-90 microns is more suitable for a total thickness of about 30-75 microns, and a total thickness of about 60 microns is more suitable. The wafer produced by this polishing process preferably has a 1-mm paper-sized paper towel® National County (CNS) A4 specification (21Q χ as the public)-^ -------- Order- ------- line-ί V {Please read the notes on the back before filling this page) Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economy ^ 460961 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economy A7 V. Invention Explanation (7)-X i varies with the area's approximate root square root surface roughness, RMs. The polishing process removes damage in the wafer caused by the cutting process. The polishing process also reduces wafer undulations. The SDSG machine discussed above is also relatively fast in processing wafers. Koy. The machine is capable of processing 4 (300) wafers per hour, while the NTC machine is capable of processing 20; 300 mm wafers per hour. As those who are familiar with this technique can clearly see, the wheel calibration of 3 dirty machines must be carefully monitored and controlled, so that the wafer surface can be evenly polished. If necessary, the wafers can be cleaned on a conventional cleaning station after the polishing process. The wafer then undergoes an etching operation. The etching operation is expected to be any conventional etching operation known in the art. However, the etching operation is preferably a high-gloss etching operation in which the wafer surface is etched with an aqueous solution containing hydrofluoric acid (HF) and an oxidant 'which consistently produces a wafer surface with improved gloss and smoothness. The engraving operation also reduces the stress in the wafer and removes some of the damage caused by the cutting and polishing operations.The etching operation is best to remove from each surface an abrasive equivalent to the grinding wheel or wheel used on each wafer surface. Amount of grain size. A more suitable etching operation is described in DG Schimmel, J. ELECTROCHEM · .SOCIETY, Solid State Science and Technology, Vol. 123, no. 5 pages 734-741 (1976), and a more suitable etching operation Operation is described in a co-assigned application, which is filed today by the following inventors: Henry F. Erk and Anca Stefanescu 0 Co-assigned applications are included herein by reference. In this preferred micro-etching operation, the total wafer thickness is reduced by about 2-20 microns, more preferably about 6-14 microns, and about 10 microns is more appropriate. The size of the paper produced by the etching process is in accordance with China National Standard (CNS) A4 (210 X 297 mm)

經濟部智慧財產局員工消費合作杜印製 ^ 6 0; 9 01 A7 -------B7 五、發明說明(8 ) 圓最好具有比得上拋光晶圓的粗糙度。 般而5,蝕刻紅序用的適當氧化劑以娃和絡為基準; 更具體地說,適當的氧化劑包括那些能夠在水溶液中形成 過錳,離子(MnCV),鉻酸離子(Cr〇42-),和重鉻酸離子 (Cr2〇4 ),以及二氧化鉻(Cr〇3)和以此形成的混合物者。能 夠在水溶液中形成過錳酸離子的氧化劑,例如過錳酸鉀 (KMn〇4)或過錳酸鈉(NaMn〇4)較佳,部份是因為其較低的 危險性。 水蚀刻;各液一般來說包含介於約1 〇和約49個重量百分 比的氫氟酸,和介於約0.2和約6個重量百分比的氧化 劑。水溶液最好包含介於約30和約40個重量百分比的氫 氟酸,以及介於約1和約2個重量百分比的氧化劑。然 而’水溶液包含介於約30和約35個重量百分比的氫敷酸 和介於約1和約1.5個重量百分比的氧化劑為最合適。在 較佳的實施例中’水溶液包含約33個重量百分比個氫氣 酸和約1個重量百分比的過錳酸鉀。 通常,氫氟酸和氧化劑溶解於形成HF水溶液和氧化劑 水溶液的水中,巧後將溶液混合在一起以產生具有所需成 分的蝕刻溶液。例如,一典型的HF水溶液基本上會由水 和約49個重量百分比的氫氟酸組成。而氧化劑—般如一 1N水溶液一般被加入蝕刻溶液中。然後將兩種水溶液混 合以形成一蝕刻溶液,其中氧化劑對氫氟酸的重量比係從 約〇.〇1至約0.1。氧化劑對氫氟酸的重量比最好從約〇〇3 至約0.05。氧化劑對氫敗酸的比決定溶液的蚀刻率,受蚀 -11- 本紙張尺度適用中國國家標準(CNS)A4規格(21〇 x 297公釐) -------------:,k---------訂---------線 (請先閱讀背面之注意事項再填寫本頁.) 460961 經濟部智慧財產局員工消費合作社印製 A7 --------B7_____ 五、發明說明(9 ) 刻晶圓的光澤和粗糙程度。然而,應了解本蚀刻水溶液 中,氫氟酸和氧化劑的濃度可能與在此説明的不同,但不 脱離本發明的範園。 現參考方程式(1)和(2),進一步説明蚀刻程序,其中使 用過錳酸鉀做爲氧化劑。不需使用任何特殊的理論,一般 認爲触刻以過叙酸却(KMn〇4),或者更確切地説以過短酸 離子(Mn〇4 )進行’氧化晶圓表面上的石夕以形成二氧化石夕 (SiCb)。然後以氫氟酸(HF)溶解二氧化矽。 12HF + 4KMn04 + 5Si<=>5Si02 + 4MnF2 + 6H20 + 4KF ⑴ Si02 + 6HF=>H2SiF6 + 2H20 ⑺ 蝕刻劑溶液可利用在許多技藝上常用的不同技術中以蚀 刻晶圓表面。例如,一個技術,稱爲旋轉蚀刻,揭示於美 國專利第4,903,717號。旋轉蝕刻技術包含當一連續的蚀 刻劑流加在晶圓上方時旋轉晶圓。其他的技術爲噴霧蝕 刻,其中一連續的蝕刻劑噴霧加在晶圓表面。 然而,蝕刻程.序最好完全將晶圓浸沒於蝕刻劑溶液槽 中。雖然可一次將一片晶圓浸沒在溶液中,最好將一些晶 圓(例如25或更多)集合在一盒中,或晶圓載具裡,並同 時浸沒在溶液中。然而,當使用這樣的一個載具時,每片 固定晶圓的某些部份將會不斷地與載具接觸,導致橫跨每 片晶圓表面的不一致蝕刻程序。欲消除此問題並提供在整 個晶圓表面上更-致的結果,當浸沒在钱刻劑溶液中時, ---------------------訂----------線 C (請先閲讀背面之注意事項再填寫本頁) -12· 460961 經濟部智慧財產局員工消費合作社印製 A7 _________B7_____ 五、發明說明(10 ) 最好將晶圓旋轉。 此外’因爲晶圓間隔緊金’ 一般相距介於約4 mm至約 7 mm之間,晶圓的旋轉傾向於在晶圓之間產生一液體的 凝固體旋轉。結果,一般會發生晶圓之間蝕刻劑溶液的阻 塞。阻塞是一件重要的事,因爲砂的酸触刻被認爲至少部 份是與碎-蚀刻劑介面上的質量轉換阻抗有關。當進行蚀 刻反應時,酸和氧化劑的濃度在介面上降低,而反應產物 的濃度增加。於是,可能不只在橫跨一已予晶圓的表面上 得到不一致的蚀刻結果,也會從一晶圓表面至晶圓載具之 晶圓組中的下一個。 爲產生一致蝕刻的晶圓’並確保從一組晶圓至下一組的 一致結果,蝕刻劑溶液最好在整個蝕刻程序的時間内連續 地混合或攪動。蝕刻槽的攪動或混合可藉由技藝上已知的 裝置達成,例如使用超音速攪動,攪拌裝置和录浦乂然 而,攪動最好以通入或"冒泡"一氣體經過蝕刻劑溶液的方 式達成(參考例如美國專利第5,340,437號)。一般來説,任 何不與晶圓表面作用的氣體皆可使用,包括元素氣體(例 如氫,氮,氧),惰性氣體(例如氦或氬)或者化合氣體(例 如二氧化碳)。 要注意,除了氣體攪:動造成引.入蚀刻劑溶液中的氣體泡 之外,氣體泡也可能經由蝕刻反應本身而形成。更具體地 説,當本程序的蝕刻劑與晶圓表面反應時,放出氫氣,在 蝕刻槽中產生氫氣泡。這些氣泡傾向於黏附在晶圓表面, 卫可能妨礙蝕刻劑的作用,結果造成不一致的蝕刻和可能 L_____-13- 本紙張尺錢財目目家標準(CNS)A4規格咖x 297^) (請先閲讀背面之注意事項再填寫本頁) ^--------t--------線/ 460961 A7 B7 五、發明說明(U ) 造成表面污染。氣泡,質量轉換阻抗和運動阻抗在以等向 蚀刻程序蚀刻的晶圓表面上的效果,在理論與實驗上已由 Kulkarni,M.S.和H.F. Erk在1997年於洛杉磯舉行的年度 AlChE會議上加以説明,以及在"矽晶圓的濕蚀刻:運輸和 運動效應 ’(Wet Etching of Silicon Wafers : Transport andPrinted by the Intellectual Property Bureau of the Ministry of Economic Affairs on consumer cooperation ^ 6 0; 9 01 A7 ------- B7 V. Description of the invention (8) The circle should preferably have a roughness comparable to that of polished wafers. In general, suitable oxidants for etching the red sequence are based on silicon and iron; more specifically, suitable oxidants include those capable of forming permanganese, ions (MnCV), and chromate ions (Cr〇42-) in aqueous solution. , And dichromate ions (Cr204), and chromium dioxide (Cr03) and mixtures formed therefrom. An oxidant capable of forming permanganate ions in an aqueous solution, such as potassium permanganate (KMn〇4) or sodium permanganate (NaMn〇4) is preferred, in part because of its lower risk. Water etching; each liquid typically contains between about 10 and about 49 weight percent hydrofluoric acid, and between about 0.2 and about 6 weight percent oxidizing agent. The aqueous solution preferably contains between about 30 and about 40 weight percent hydrofluoric acid, and between about 1 and about 2 weight percent oxidizing agent. However, the 'aqueous solution' contains most preferably between about 30 and about 35 weight percent hydroic acid and between about 1 and about 1.5 weight percent oxidizing agent. In the preferred embodiment, the ' aqueous solution comprises about 33 weight percent hydrogen acid and about 1 weight percent potassium permanganate. Generally, hydrofluoric acid and an oxidizing agent are dissolved in water forming an HF aqueous solution and an oxidizing aqueous solution, and the solutions are then mixed together to produce an etching solution having a desired component. For example, a typical aqueous HF solution will consist essentially of water and about 49 weight percent hydrofluoric acid. The oxidant, like a 1N aqueous solution, is usually added to the etching solution. The two aqueous solutions are then mixed to form an etching solution, wherein the weight ratio of the oxidizing agent to hydrofluoric acid is from about 0.01 to about 0.1. The weight ratio of oxidant to hydrofluoric acid is preferably from about 003 to about 0.05. The ratio of the oxidant to the hydrogen decanoic acid determines the etching rate of the solution, which is eroded. 11- This paper size applies the Chinese National Standard (CNS) A4 specification (21 × x297 mm) ------------ -:, k --------- Order --------- line (Please read the notes on the back before filling in this page.) 460961 Printed by A7, Consumer Cooperatives, Intellectual Property Bureau, Ministry of Economic Affairs -------- B7_____ V. Description of the invention (9) The gloss and roughness of the engraved wafer. However, it should be understood that the concentrations of hydrofluoric acid and oxidant in the etching aqueous solution may be different from those described herein without departing from the scope of the present invention. Referring now to equations (1) and (2), the etching procedure is further explained, in which potassium permanganate is used as the oxidant. There is no need to use any special theory. It is generally considered that the oxidation of Shi Xiyue on the surface of the wafer is carried out with KMnO4, or rather a short acid ion (MnO4). Formation of SiO2. Silicon dioxide was then dissolved with hydrofluoric acid (HF). 12HF + 4KMn04 + 5Si < = > 5Si02 + 4MnF2 + 6H20 + 4KF ⑴ Si02 + 6HF = & H2SiF6 + 2H20 ⑺ The etchant solution can be used to etch the wafer surface in many different techniques commonly used in many technologies. For example, one technique, called spin etching, is disclosed in U.S. Patent No. 4,903,717. Rotary etch technology involves rotating a wafer while a continuous etchant is applied over the wafer. The other technique is spray etching, where a continuous etchant spray is applied to the wafer surface. However, it is preferred that the wafer is completely immersed in the etchant solution bath. Although one wafer can be immersed in the solution at a time, it is best to collect some wafers (eg 25 or more) in a box or wafer carrier while immersed in the solution. However, when using such a carrier, certain parts of each fixed wafer will be in constant contact with the carrier, resulting in inconsistent etching processes across the surface of each wafer. To eliminate this problem and provide more consistent results across the entire wafer surface, when immersed in a money etch solution, --------------------- Order ---------- Line C (Please read the notes on the back before filling this page) -12 · 460961 Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs A7 _________B7_____ V. Description of Invention (10) Best Rotate the wafer. In addition, 'Because the wafers are tightly spaced', the distance between the wafers is generally between about 4 mm and about 7 mm, and the rotation of the wafer tends to produce a liquid solidified body rotation between the wafers. As a result, blocking of the etchant solution between the wafers generally occurs. Blocking is important because the acid contact of the sand is thought to be related, at least in part, to the mass conversion impedance on the chip-etchant interface. When the etching reaction proceeds, the concentration of the acid and the oxidant decreases on the interface, and the concentration of the reaction product increases. As a result, inconsistent etching results may be obtained not only across the surface of a given wafer, but also from the surface of a wafer to the next one in a wafer set of wafer carriers. To produce a uniformly etched wafer ' and ensure consistent results from one set of wafers to the next, the etchant solution is preferably continuously mixed or agitated throughout the time of the etching process. Agitation or mixing of the etching bath can be achieved by means known in the art, such as using supersonic agitation, agitation devices and recording pumps. However, agitation is best done by passing in or " bubbles " a gas through the etchant solution. (See, for example, US Patent No. 5,340,437). In general, any gas that does not interact with the wafer surface can be used, including elemental gases (such as hydrogen, nitrogen, oxygen), inert gases (such as helium or argon), or compound gases (such as carbon dioxide). It should be noted that in addition to the gas agitation: gas bubbles introduced into the etchant solution, gas bubbles may also be formed by the etching reaction itself. More specifically, when the etchant of this procedure reacts with the wafer surface, hydrogen gas is released, and hydrogen bubbles are generated in the etching bath. These bubbles tend to stick to the surface of the wafer, and Wei may hinder the action of the etchant, resulting in inconsistent etching and possible L _____- 13- This paper rule Money Standard Account Standard (CNS) A4 size x 297 ^) Read the notes on the back and fill in this page) ^ -------- t -------- line / 460961 A7 B7 V. Description of the invention (U) Causes surface pollution. The effects of bubbles, mass conversion impedance, and kinematic impedance on the surface of a wafer etched by an isotropic etching process have been theoretically and experimentally explained by Kulkarni, MS, and HF Erk at the 1997 annual AlChE conference in Los Angeles, And "Wet Etching of Silicon Wafers: Transport and

Kinetic Effects)所 kulkarni,M_S.和 H.F.Erk,Paper 124f,AlChEKinetic Effects) kulkarni, M_S. And H.F.Erk, Paper 124f, AlChE

Conference, Los Angeles (1997)中加以説明,其在此以參考文 獻加以包含。Conference, Los Angeles (1997), which is incorporated herein by reference.

Kulkarni和Erk發展了已知爲"氣泡遮罩"的氣泡,質量 轉換阻抗和運動阻抗間的理論關係。他們也在理論上和實 驗上説明氣泡的效應(氣泡遮罩)和等向蚀刻程序的抛光效 率可藉由改變動阻抗或質量轉換阻抗或兩者皆改變來增加 或減少。基本上顧示氣泡遮罩的密度只是這些阻抗的函 數’阻抗又爲許多變數的函數,這些變數例如程序參數和 蚀刻混合成分。 逆些氣泡的效應可藉由加入表面活性劑至蝕刻劑溶液中 來減至最低。不需使用任何特殊的理論,一般認爲表面活 性劑作用有如一潤濕劑,降低水溶液在晶圓表面上的表面 張力,且因此防止氣泡向表面附著。此外,相信表面活性 劑使槽中的氣泡大小穩定,其也協助產生一較平滑且較一 致的表面,且因此提供更一致的蝕刻結果。 可將任何當氧化劑存在時是穩定的表面活性劑加入蝕刻 溶液中例如,可在蝕刻劑溶液中加入氟燒談鉀蚀刻劑溶 液其以商業命名FC-129販售(商業上可由3M股份有限 (請先閲讀背面之注意事項再填寫本頁) 、衣--------訂----- 線 經 濟 部 智 慧 財 產 局 員 工 消 費 合 作 社 印 製Kulkarni and Erk developed a theoretical relationship between bubbles, mass conversion impedances, and motion impedances known as " bubble masks ". They also show theoretically and experimentally that the effects of bubbles (bubble masking) and polishing efficiency of isotropic etching procedures can be increased or decreased by changing the dynamic impedance or mass conversion impedance, or both. Basically, the density of the bubble mask is just a function of these impedances. The impedance is also a function of many variables, such as program parameters and etch mix components. The effect of inverse bubbles can be minimized by adding a surfactant to the etchant solution. Without using any special theory, it is generally believed that the surfactant acts as a wetting agent, reducing the surface tension of the aqueous solution on the wafer surface, and thus preventing the bubbles from adhering to the surface. In addition, it is believed that the surfactant stabilizes the size of the bubbles in the groove, which also helps to produce a smoother and more consistent surface, and therefore provides more consistent etching results. Any surfactant that is stable when an oxidant is present can be added to the etching solution. For example, a fluorinated potassium etchant solution can be added to the etchant solution. It is sold under the commercial name FC-129 (commercially available from 3M Limited ( (Please read the precautions on the back before filling this page), -------- Order ----- Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Online Economy

.6 0961 A7 - ---— — B7 五、發明說明(l2 ) 公司;St. Paul,MN 取得),或 sodium dodecyl suifate。然 而’最新的經驗建議若在溶液中加入氟化績燒基表面活性 劑’例如 potassium perfluoroalkyl sulfonate (分別以商業命名 FC-93和FC-95販售;商業上可由3 Μ股份有限公司;st Paul,MN取得),可獲得更平滑,更一致蝕刻的表面。 备加入至蚀刻劑溶液中時,一般而言表面活性劑將使用 一足以防止氣泡在晶圓表面附著的量。如在下面的例子中 進一步説明的,晶圓可以一方法分析,其考慮到明顯察覺 附著於晶圓表面的氣泡所留下的痕跡。一般而言,水蚀刻 ;容液包含約0.05至約1個重量百分比的表面活性劑。蚀刻 溶液最好包含約〇. 1至約〇. 5個重量百分比,或從約〇 J 5 至約0.25個重量百分比的表面活性劑更合適。在一較佳的 實旅例中,水蝕刻溶液包含約〇 2個重量百分比的磺烷基 表面活性劑。然而,應了解在本水蝕刻溶液中的表面活性 劑濃度可能與在此所説明的不同,但不脱離本發明的範 園。 如前面所提到的,到目前爲止已知之利用所討論的氧化 劑的蚀刻劑溶液之限制爲無法再生或重建這些溶液。引入 其它的試劑結果造成在蝕刻槽中鹽類的增加。蝕刻槽中固 體的增加會防礙蝕刻程序。此防礙可能由沈積在晶圓表面 的鹽類所造成,如此作用有如一遮罩並導致不一致的結 果。鹽類可產生作用來減少試劑的氧化能力。 不需使用任何特殊的理論,最新的經驗建議蚀刻劑可再 生或重建,藉由復原試劑的氧化狀態,或更具體地説是負 ___ -15- 本紙張尺度適用中國國家標準(CNS)A4規格⑽X 297公笼) (請先閱讀背面之注意事項再填寫本頁) 訂· —線八 經濟部智慧財產局員工消費合作社印製 (3) ⑷ (5) 經濟部智慧財產局員工消費合作社印製 460961 A7 ________ B7 五、發明說明(13 ) 責做為蝕刻程序之一部份來氧化矽晶圓表面的離子。例 如’特別是指運用過錳酸的蝕刻劑,注意一最新製備的蝕 刻劑溶液一般是透明的,並具有深紫色的色澤。此紫色相 信是因為溶液中有過錳酸離子的緣故。隨著時間推移,且 當溶液中蝕刻的晶圓數目增加時,此溶液的顏色改變,一 般變成紫色/棕色。相信此顏色的改變反映了蝕刻劑溶液 因溶液中過錳酸離子的消耗而造成的退化。 溶液中過钰酸離子的消耗,而因此造成的蝕刻劑退化, 一般認為是歸因於三個潛在原因。第一,如上述,蝕刻反 應之11卩伤使得以運用過巍酸的試劑,或更具體地說為過 錳鮫離子(Mn〇4 )氧化晶圓表面上的矽形成二氧化矽。二氧 化梦的形成可以方程式(3),(4)和(5)加以說明,如下:.6 0961 A7------B7 V. Description of Invention (l2) Company; St. Paul, MN), or sodium dodecyl suifate. However, 'the latest experience suggests that if a fluorinated surfactant is added to the solution', such as potassium perfluoroalkyl sulfonate (sold under the commercial names FC-93 and FC-95, respectively; commercially available from 3M Corporation; st Paul , MN), to obtain a smoother, more uniformly etched surface. When ready to be added to the etchant solution, the surfactant will generally be used in an amount sufficient to prevent air bubbles from adhering to the wafer surface. As explained further in the examples below, wafers can be analyzed in a way that allows for noticeable traces left by bubbles attached to the wafer surface. Generally speaking, the water etch solution contains about 0.05 to about 1 weight percent of a surfactant. The etching solution preferably contains from about 0.1 to about 0.5 weight percent surfactant, or from about 0 to about 0.25 weight percent surfactant. In a preferred embodiment, the water etching solution contains about 0.2 weight percent of a sulfoalkyl surfactant. However, it should be understood that the surfactant concentration in the present water etching solution may differ from that described herein without departing from the scope of the present invention. As mentioned earlier, the limitation of etchant solutions known to date using the oxidant in question is limited to the inability to regenerate or rebuild these solutions. The introduction of other reagents resulted in an increase in salts in the etch bath. The increase in solids in the etch bath can hinder the etch process. This obstacle may be caused by the salt deposited on the wafer surface, which acts as a mask and leads to inconsistent results. Salts can work to reduce the oxidizing power of the reagent. Without using any special theory, the latest experience suggests that the etchant can be regenerated or rebuilt, by restoring the oxidation state of the reagent, or more specifically negative ___ -15- This paper size applies to China National Standard (CNS) A4 Specification (X 297 male cage) (Please read the precautions on the back before filling out this page.) Order-Printed by the Consumers ’Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs (3) ⑷ (5) Printed by the Employees’ Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs System 460961 A7 ________ B7 V. Description of the Invention (13) Responsible as part of the etching process to oxidize ions on the surface of the silicon wafer. For example, 'especially' refers to an etchant using permanganic acid. Note that a newly prepared etchant solution is generally transparent and has a dark purple color. This purple color is believed to be due to the presence of permanganate ions in the solution. Over time, and as the number of wafers etched in the solution increases, the color of this solution changes, generally becoming purple / brown. It is believed that this change in color reflects the deterioration of the etchant solution due to the consumption of permanganate ions in the solution. Consumption of peresteric acid ions in the solution, and thus the etchant degradation, are generally considered to be due to three potential causes. First, as described above, the etch reaction 11 damages the silicon dioxide by oxidizing the silicon on the surface of the wafer with a reagent that uses a Wei acid, or more specifically, a permanganese hafnium ion (MnO4). The formation of the dioxide dream can be illustrated by equations (3), (4) and (5), as follows:

6H+ + 4Mn04'+5Si 5Si02+4Mn2++60H6H + + 4Mn04 '+ 5Si 5Si02 + 4Mn2 ++ 60H

Mn7+—Mn2+Mn7 + —Mn2 +

Si0—Si4+ 如從這些方程$可見到的,在晶圓表面上的矽的氧化期 間,溶質錳的氧化狀態從+7減少至+2且矽的氧化狀態從 〇增加至+4。當蝕刻反應進行時,槽中Mn7+離子的濃度 減少’結果造成槽的氧化/蝕刻能力減少。然而,錳的氧 化狀態一般會從+ 7直接減至+ 2,錳的一部份可能選擇地 從+7減至+4。蝕刻溶液中在+4氧化狀態的錳被認為傾向 於形成二氧化窥。現參考方程式(6),(7),(8),蚀刻程序 -16 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公髮) (請先閱讀背面之注意事項再填寫本頁) 訂---------線- 460961Si0—Si4 + As can be seen from these equations, during the oxidation of silicon on the wafer surface, the oxidation state of solute manganese decreases from +7 to +2 and the oxidation state of silicon increases from 0 to +4. When the etching reaction proceeds, the decrease in the concentration of Mn7 + ions in the tank 'results in a decrease in the oxidation / etching ability of the tank. However, the oxidation state of manganese generally decreases directly from +7 to +2, and a part of manganese may optionally decrease from +7 to +4. The manganese in the +4 oxidation state in the etching solution is considered to be prone to the formation of dioxide. Now refer to the equations (6), (7), (8), etching procedure-16-This paper size is applicable to China National Standard (CNS) A4 (210 X 297) (please read the precautions on the back before filling in this Page) Order --------- line-460961

五、發明說明(I4 中二氧化錳的形成可如下 説明 4KMn04 + 3Si + 4HFzz^Q;n ~~ 3Si02 + 4Mn02 + 2H20 + 4KF Mn7+-^ Mn4+ Si°-> Si4+ ⑹⑺ (δ) 經濟部智慧財產局員工消費合作社印製 二氧化錳的形成—般相信會使蝕刻槽降低,因爲其可從 溶液中沈澱,並防止錳進-步氧化矽。此外,沈澱的二 化短可沈澱在晶圓上,允被# * 並遮敝表面不觉蚀刻反應影響。 第二個蚀刻劑退化的Α π m ,, 0曰在原因舄水的強烈離子化能力 般m爲水刀子可緩慢地將過錳酸離子(Μη〇4·)分解〜 ΜηΟ’和02·離子,或者成爲喊和&。此現象經常發生 在稀釋的酸性溶液中,這些例如所討論的㈣劑溶液。 最後,第三個蝕刻劑退化的潛在原因被認爲是水分子施 在錄離子上的張力。一般認爲此張力會造成這些離子的 解。在稀釋的溶液中’這些例如所討論的蝕刻劑溶液中 過錳離子可被水解和分解成氫氧化錳的膠狀溶液和自由 氧。此反應發生在所有狀況下,但暴晒於紫外線和曰光 已被報告會戲劇性地増加水解率。 根據蝕刻程序,蝕刻劑溶液可藉由復原溶液中作用劑 氧化能力來再生或重建。例如,使用過錳酸的蝕刻劑以 加退化(即減少的氧化狀態)錳的氧化狀態至+7氧化狀 來重建’其繼而造成過猛酸.離子(Μη〇4·)的重新形成。 此,可避免新作用劑的添加,隨之亦可避免相關的鹽類 氧 成 分 的 中 的 (請先閱讀背面之注意事項再填寫本頁) 訂· -17. 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) 460961 A7 B7 五、發明說明(I5 不要的污染物之增加。 般而§,蝕刻溶液可藉由接觸已使用或已降低的氧化 劑或溶解任何能夠將溶質的氧化狀態返回至其原始大小的 作用劑來重建或再生。例如,理論上已使用過的作用劑可 簡單地藉由將蝕刻溶液與氧接觸來重新氧化。然而,已使 用過的作用劑,因而是蝕刻溶液本身,在本發明的一個實 施例中最好藉由將蝕刻劑溶液與臭氧接觸來重建。一般而 5,引入溶液中的臭氧量大於已使用過的氧化劑或溶質化 子计量上的量;即,蝕刻劑溶液的重建是藉由將大於和已 使用過的作用劑或溶質相關之化學計量等效量的氧或臭氧 量加入溶液中來達成的。事實上,最好將約兩倍化學計量 的I或者更多加入蝕刻劑溶液中。然而,應注意若蝕刻劑 洛液含有其他化合物或可能也被所加入之作用劑氧化的試 劑,可能需要所加入用來再生已使用過氧化劑的作用劑之 大小要較高。 做為前述的一個例子,要增加溶解巍的氧化狀態,一般 將大於約每公克錳中0.9公克的臭氧加入蝕刻劑溶液中。 然而,最好加入冬於約2公克的量,約2.5公克至約1〇公 克的臭氧更合適。就這點而言,應注意Mn2+至Mn7+的氧 化可由視覺察覺,因為此氧化造成Μη04·的重新形成,其 造成槽中顏色由紫褐色的改變。亦應注意若加入數量不足 的臭氧至溶液中,溶解的Mn2+離子可能氧化至小於Mn7+ 的氧化狀態。這些較低的氧化錳離子可能最後水解並形成 二氧化錳’其會從溶液中沈澱。再者,若缺乏臭氧的物體 -18 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁) ---- 訂--------線: 經濟部智慧財產局員工消費合作社印製 460961 A7V. Description of the invention (The formation of manganese dioxide in I4 can be explained as follows: 4KMn04 + 3Si + 4HFzz ^ Q; n ~~ 3Si02 + 4Mn02 + 2H20 + 4KF Mn7 +-^ Mn4 + Si °-> Si4 + ⑹⑺ (δ) Wisdom of the Ministry of Economy The formation of manganese dioxide printed by the Property Cooperative Consumer Cooperative-generally believed to reduce the etching bath because it can precipitate from the solution and prevent manganese from further advancing silicon oxide. In addition, the precipitated dimerization can be deposited on the wafer On the surface, it is allowed to be affected by # * and the surface is not affected by the etch reaction. The second etchant is degraded by A π m, which is due to the strong ionization ability of water. M is a water knife that slowly converts manganese. The acid ion (Μη〇4 ·) decomposes ~ ΜηΟ 'and 02 · ions, or becomes yells. This phenomenon often occurs in dilute acid solutions, such as the liniment solution in question. Finally, the third etch The potential cause of agent degradation is thought to be the tension exerted by the water molecules on the recording ions. This tension is generally thought to cause the solution of these ions. In dilute solutions' these are, for example, permanganese ions in the etchant solution in question. Is hydrolyzed and decomposed into manganese hydroxide Colloidal solution and free oxygen. This reaction occurs under all conditions, but exposure to UV and UV light has been reported to dramatically increase the hydrolysis rate. According to the etching procedure, the etchant solution can restore the oxidizing ability of the agent in the solution To regenerate or rebuild. For example, use permanganic acid etchant to rebuild the degraded (ie reduced oxidation state) oxidation state of manganese to +7 oxidation state to rebuild 'which in turn causes peracid. Ions (Μη〇4 ·) Therefore, the addition of new agents can be avoided, and the related salt oxygen components can also be avoided (please read the precautions on the back before filling this page). -17. This paper size applies China National Standard (CNS) A4 specification (210 X 297 mm) 460961 A7 B7 V. Description of invention (I5 Unwanted increase of pollutants. Generally, §, the etching solution can be contacted with the used or reduced oxidant or dissolved Any agent capable of returning the oxidized state of the solute to its original size for reconstruction or regeneration. For example, an agent that has been used in theory can simply be obtained by contacting the etching solution with oxygen To re-oxidize. However, the used agent and therefore the etching solution itself, in one embodiment of the present invention, it is best to rebuild by contacting the etchant solution with ozone. Generally, 5, ozone introduced into the solution The amount is greater than the metered amount of the used oxidant or solute proton; that is, the reconstruction of the etchant solution is by adding more oxygen or ozone than the stoichiometric equivalent of the used agent or solute. This is achieved in solution. In fact, it is best to add about twice the stoichiometric amount of I or more to the etchant solution. However, it should be noted that if the etchant solution contains other compounds or may be oxidized by the added agent The reagent may need to be larger in size to add the agent used to regenerate the used oxidant. As an example of the foregoing, in order to increase the oxidation state of dissolution, generally more than 0.9 g of ozone per gram of manganese is added to the etchant solution. However, it is preferred to add ozone in an amount of about 2 grams, more preferably about 2.5 grams to about 10 grams of ozone. In this regard, it should be noted that the oxidation of Mn2 + to Mn7 + can be detected visually, because this oxidation causes the re-formation of Mη04 ·, which causes the color of the grooves to change from purple-brown. It should also be noted that if an insufficient amount of ozone is added to the solution, the dissolved Mn2 + ions may oxidize to an oxidation state less than Mn7 +. These lower manganese oxide ions may eventually hydrolyze and form manganese dioxide ' which will precipitate from the solution. In addition, if the ozone-deficient object-18-This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) (Please read the precautions on the back before filling this page) ---- Order- ------ Line: Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 460961 A7

經濟部智慧財產局員工消費合作社印製 五、發明說明(I6) 例如亞硝酸或硫化物出現在蝕刻劑溶液中,可能需要額外 的臭氧。 蝕刻劑可以幾種方法之一來接觸臭氧,以技藝上已知的 万法,包括:1)直接入射氣態臭氧至蝕刻槽中,類似於氮 氣入射’或2)以使用一 packed tower或中空的化學纖維氣 體液體接觸器(商業上可由H〇echst Ceianese和w.L. Gore & Associates處獲得)。若重建用臭氧也被用來攪動蝕刻槽, 則第一個方法較好。然而’若因為氣體入射造成的氣泡作 用可能導致額外的泡沫,其不利於蝕刻程序,則第二個方 法較好。 應注意可加入化學振盪子(參考例如A.Nagy的"具有過 氧化氫之過錳酸化學振盪子之設計",j. Phys Chem.,vol. 93, 頁2807-28 (1989))至蝕刻劑溶液中做為用以防止成二氧化 挺·沈澱物的裝置。不需使用任何特殊的理論,一般認為化 學振盪劑能夠複合或鍵結至膠狀二氧化錳以防止其沈澱, 如此允許所有錳的氧化狀態在溶液中得以維持。這樣的作 用劑可與例如臭氧合併使用,以進一步延長蝕刻劑溶液的 壽命。 化學振堡子的另一種使用法,可將鱗酸(H3P〇4)加入姓 刻劑溶液中。更具體地說,可將磷酸加入溶液中以防止二 氧化錳以極類似上述化學振盪子的方式沈澱。因此,加入 一足夠與在溶液中形成並維持的二氧化猛複合的量。更具 體地說,原來製備的蝕刻劑會包含約1至約10個重量百 分比的磷酸。然而,加入的鱗酸的量最好為約1至約5個 -19 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) ---------------------訂---------線^^ (請先閲讀背面之注意事項再填寫本頁) 460961 (9) (10) (11) (12) A7 B7 五、發明說明(Π ) 重量百分比》—般將磷酸如一水溶液般加入至蚀刻劑中 例如一85個重量百分比的H3P〇4溶液。 做爲本發明另一種重建氧化劑的實施例,高硫酸_和# 酸鹽被認爲可加入蚀刻劑溶液中。不需使用任何特殊的理 論’所提出之利用過錳酸的蝕刻劑溶液的再生機帝】e j牙呈 式(9)至(12)表示,如下。 K2S2O8 + H2SO4—· H2S2O8 + K2SO4 4H2〇 + 3H2S208 + 2Mn02— 2HMn04 + 6H2S04 (S27 + 08)2--^ 2(S6+04)2· (Mn4+02)->(Mn7+04)· 參考方程式(9),高硫酸鉀和硫酸鹽反應而形成過氧硫 酸和硫酸鉀。在方程式(10)中,過氧硫酸將二氧化錳氧化 而形成過錳酸氫和硫酸鹽。Mn2+至Mn7—的氧化結果造成Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 5. Description of the Invention (I6) For example, nitrous acid or sulfide appears in the etchant solution, and additional ozone may be required. The etchant can be exposed to ozone in one of several ways, using methods known in the art, including: 1) direct incidence of gaseous ozone into the etching bath, similar to nitrogen injection 'or 2) to use a packed tower or hollow Chemical fiber gas liquid contactors (commercially available from Hoechst Ceianese and WL Gore & Associates). If reconstruction ozone is also used to agitate the etching bath, the first method is better. However, the second method is better if the bubble effect due to the gas incident may cause additional foam, which is not conducive to the etching process. It should be noted that a chemical oscillator may be added (refer to, for example, "Design of a Permanganate Chemical Oscillator with Hydrogen Peroxide" by A. Nagy, j. Phys Chem., Vol. 93, page 2807-28 (1989)) Into the etchant solution, it is used as a device to prevent the formation of dioxins and deposits. Without using any special theory, it is generally believed that chemical oscillating agents can complex or bond to colloidal manganese dioxide to prevent its precipitation, thus allowing the oxidation state of all manganese to be maintained in solution. Such an agent can be used in combination with, for example, ozone to further extend the life of the etchant solution. Another method of using the chemical Zhenbaozi is to add phosphonic acid (H3P04) to the solution of the last name. More specifically, phosphoric acid may be added to the solution to prevent the precipitation of manganese dioxide in a manner very similar to the chemical oscillator described above. Therefore, an amount sufficient to recombine with the violent dioxide formed and maintained in the solution is added. More specifically, the etchant originally prepared will contain from about 1 to about 10 weight percent phosphoric acid. However, the amount of phosphonic acid added is preferably about 1 to about 5-19.-This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) ----------- ---------- Order --------- line ^^ (Please read the notes on the back before filling this page) 460961 (9) (10) (11) (12) A7 B7 V. Description of the Invention (Π) Weight Percentage "—Phosphoric acid is added to the etchant like an aqueous solution, such as an 85 weight percent H3P04 solution. As another embodiment of the reconstituted oxidizing agent of the present invention, high sulfuric acid and acid salts are considered to be added to the etchant solution. It is not necessary to use any special theory of the regeneration machine using an etchant solution of permanganic acid] e j teeth are expressed by the formulas (9) to (12) as follows. K2S2O8 + H2SO4— · H2S2O8 + K2SO4 4H2〇 + 3H2S208 + 2Mn02— 2HMn04 + 6H2S04 (S27 + 08) 2-^ 2 (S6 + 04) 2 · (Mn4 + 02)-> (Mn7 + 04) · Reference In Equation (9), potassium persulfate and sulfate react to form peroxosulfuric acid and potassium sulfate. In equation (10), peroxysulfuric acid oxidizes manganese dioxide to form hydrogen permanganate and sulfate. Caused by oxidation of Mn2 + to Mn7—

Mn〇4的重新形成,其可藉由槽中由紫褐色至紫色的顏色 改變看出。 考慮以上,而硫酸鉀和硫一般加入約相等的克分子量。 此外’這些化合物的每—個一般加入約1 : 1至約i 5 : 1 個莫耳比,相對於溶液中二氧化錳的量。因此,爲充分地 重建利用過錳酸鹽的蝕刻劑,約3至約1〇個重量百分比 的高硫酸鉀和約1至約5個重量百分比的硫酸加入槽中。 然而’最好加入約3至約5個重量百分比的高硫酸鉀和約 1至約3個重量百分比的硫酸。過硫酸鉀一般以粉末形式 •20- &紙張尺度 t關家標準(CNS)A4 --------Ρ!_Γ4--------訂---------線、 (請先閱讀背面之注意事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 4 6 096 1 經 濟 部 智 慧 財 M. 局 員 工 消 費 合 作 社 印 製 本紙張尺度適用兩家標準規格咖X 297公£7 A7 五、發明說明( 加入蝕刻劑中(KS〇4粉末的純度一般約99〇/0或更多),同時 硫酸一般如約9 5個重量百分比的h2S04水溶液加入。 應注意高硫酸鉀和硫酸重建法理論上在氣態臭氧引入至 一利用過鞋酸鹽的蝕刻劑中會產生泡沫的狀況時是較佳的 實施例,例如當一表面活性劑出現在溶液中時。 應進一步注意到,先前的再生反應可藉由直接加入過氧 化硫酸來完成,其在商業上是可獲得的,代替硫酸鉀和硫 酸組合。爲充分地以此方法再生以過錳酸鹽爲基礎的蝕刻 劑,一般加入約2至約1〇個重量百分比的過氧化硫酸。 然而,最好加入約2至約5個重量比的過氧化硫酸。 再生步驟的時序,或説試劑之添加以再次氡化已用過的 氧化劑或溶質的時序,至少部份是所使用之再生程序的函 數例如’般加入這些試劑是以.蚀刻溶液可見的變化來 做時間安排,添加是當溶液的顏色從紫色變成紫褐色時發 生或者’爲確保更有效率的程序和防止不必要的延遲, 添加可爲連續(例如當使用臭氧來攪動溶液時)或其可在每 個晶圓從溶液中移去後執行。另外,藉由緊密地監視蝕刻 程序之前和之後的晶圓厚度,可決定移除的矽的量。使用 以上的方程式,可決定所消耗氧化劑的量,其繼而可用來 剑算在任何已予時間上被加入的"再氧化"件用劑的精確數 "t* 〇 —進來的晶圓最好具有約1-5微米的gbir。然而,應 主思蝕刻私序可在具有不同於在此説明的gbir和粗糙値 之阳圓上執行,而不脱離本發明的範圍。 •21· (請先閱讀背面之注意事項再填寫本頁)The re-formation of MnO4 can be seen by the color change from purple-brown to purple in the tank. Considering the above, potassium sulfate and sulfur are generally added with about equal gram molecular weight. In addition, each of these compounds is generally added at a molar ratio of about 1: 1 to about 5: 1, relative to the amount of manganese dioxide in the solution. Therefore, in order to fully reconstruct the permanganate-based etchant, about 3 to about 10 weight percent of potassium persulfate and about 1 to about 5 weight percent of sulfuric acid are added to the tank. However, it is preferred to add about 3 to about 5 weight percent potassium persulfate and about 1 to about 3 weight percent sulfuric acid. Potassium persulfate is generally in the form of powder. • 20- & Paper Standard (CNS) A4 -------- P! _Γ4 -------- Order -------- -Line, (Please read the precautions on the back before filling out this page) Printed by the Consumers ’Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 4 6 096 1 Printed by the Consumer ’s Cooperatives of the Ministry of Economy ’s Intellectual Property Co., Ltd. This paper has two standard specifications. Coffee X 297 pounds £ 7 A7 V. Description of the invention (added to the etchant (the purity of KS〇4 powder is generally about 99/0 or more), and sulfuric acid is generally added as an aqueous solution of about 95% by weight of h2S04. Note that the high potassium sulphate and sulphuric acid reconstruction method is theoretically a preferred embodiment when the introduction of gaseous ozone into an etchant that uses persalt salt will produce foam, for example when a surfactant is present in solution. It should be further noted that the previous regeneration reaction can be accomplished by directly adding persulfuric acid, which is commercially available, instead of a combination of potassium sulfate and sulfuric acid. To fully regenerate in this way is based on permanganate Etchant, generally added from about 2 to about 10 Percent sulfuric acid by weight. However, it is best to add about 2 to about 5 weight ratio of persulfuric acid. The timing of the regeneration step, or the addition of reagents to re-saturate the used oxidant or solute, at least Part of it is a function of the regeneration program used. For example, 'these reagents are added to schedule the visible changes in the etching solution. The addition occurs when the color of the solution changes from purple to purple-brown or' to ensure more efficient Process and prevent unnecessary delays, the addition can be continuous (such as when ozone is used to agitate the solution) or it can be performed after each wafer is removed from the solution. Additionally, by closely monitoring the etch process before and after The thickness of the wafer can determine the amount of silicon to be removed. Using the above equation, the amount of oxidant consumed can be determined, which can then be used to calculate " reoxidation " pieces that have been added at any given time The exact number of the agent " t * 〇—the incoming wafer preferably has a gbir of about 1-5 microns. However, it should be considered that the etching sequence may have a different gbir from that described here. ir and rough yang on the sun circle without departing from the scope of the present invention. • 21 · (Please read the precautions on the back before filling out this page)

460961 A7 B7 五、發明說明(l9 ) 在蚀刻進來的晶圓之前’最好晶圓被預先處理,確保晶 圓的兩個表面是清潔的’不易起化學變化的,且沒有殘 凌。此預先處理可以任何技藝上已知的裝置加以完成(參 考例如美國專利第5,593,505號)。 所説明的蚀刻劑在減少粗糙上特別有效。㈣程序一般 牵涉到將晶圓表面與水蝕刻劑溶液接觸約!至約3〇分 鐘。然而,晶圓以接觸約2至約5分鐘爲宜。 蚀刻程序被認爲允許一定程度之可達到的粗糙和光澤, 其-般等於初步拋光所得者’同時與應用氮酸的触刻劑相 較移除明顯較少的矽。例如,使用以氮酸爲基礎的蝕刻劑 從-晶圓的每-側移除約1〇_15微米的石夕會產生約〇〇8至 約0.13微米Ra的表面粗糙。對照之下,在此説明的蝕刻 劑可藉由從每個表面移除小於約8μιη,且最好只在約2 微米至約5微米來達成相同的粗链。在此説明的蚀刻劑可 藉由從每個表面移除15_3G微米來達到小於約㈣i微米以 的粗糙度,其可與一初步磨光的晶圓之粗糙相比較。此相 對小㈣移除量是爲何本程序爲歸爲"微姓刻"的原因。姓 刻程序最好產生-具有約㈣至約Q i微米Ra之粗链的 晶圓。微蚀刻過的晶圓會具有約〇〇1至約〇〇2微米以的 粗糖度爲更合適。最後’蚀刻程序可產生一具有約㈣微 米Ra或更小之粗糙度的晶圓。 本程序的結果比得上傳統抛光程序,其一般按照一標準 蚀刻步驟來執行。一個拆光的方法爲一機械化學程序,其 中牽涉一拋光墊和拋光溶液(參考例如美國專利第 I_— ___;_ -22- 本紙張尺度適用中國國家標準7^认4 46 0961460961 A7 B7 V. Description of the Invention (l9) Prior to the etched wafer, it is better that the wafer is pre-treated to ensure that the two surfaces of the wafer are clean and that it is not easy to be chemically changed and free of residues. This pre-processing can be performed by any device known in the art (see, for example, U.S. Patent No. 5,593,505). The illustrated etchant is particularly effective at reducing roughness. The ㈣ procedure generally involves contacting the wafer surface with an aqueous etchant solution. To about 30 minutes. However, the wafer is preferably in contact for about 2 to about 5 minutes. Etching procedures are believed to allow a certain level of achievable roughness and gloss, which are generally equal to those obtained by preliminary polishing 'while removing significantly less silicon than using a nitric acid-based etchant. For example, using a nitric acid-based etchant to remove about 10-15 micrometers of stone eve from each side of a wafer will result in a surface roughness of about 0.008 to about 0.13 micrometers Ra. In contrast, the etchant described herein can achieve the same coarse chain by removing less than about 8 microns from each surface, and preferably only about 2 microns to about 5 microns. The etchant described herein can achieve a roughness of less than about ㈣i μm by removing 15-3 μm from each surface, which can be compared with the roughness of a preliminary polished wafer. This relatively small amount of removal is the reason why this program is classified as " 微 姓 刻 ". The engraving procedure is preferably produced-a wafer having a thick chain of about ㈣ to about Qi microns Ra. Micro-etched wafers may have a coarse sugar content of about 0.001 to about 0.02 microns. Finally, the etching process can produce a wafer having a roughness of about ㈣m Ra or less. The results of this procedure are comparable to conventional polishing procedures, which are generally performed in accordance with a standard etching step. A method of removing light is a mechanochemical procedure, which involves a polishing pad and a polishing solution (refer to, for example, US Patent No. I_______). -22- This paper standard is applicable to the Chinese National Standard 7 ^ 4 46 0961

發明說明( (請先閱讀背面之注意事項再填寫本頁) 5曰’3W,451號)’其產生一具有約〇 〇〇ι微米h之粗縫度的 -圓,而從晶圓表面移除約7至約15微米的梦。因此, 蚀刻程也被認為也可減少製造成本,藉由產生一且有與拋 光過晶_似品質的晶圓,有效地消除與晶圓製造程序中 與孩步驟相關的成本與時間。例#,一利用包含漿料的機 械化學程序’該漿料包含應用過錳酸的蝕刻劑和可選擇性 使用的標準微粒物質,該程序可在較少的時間内產生一完 成的晶圓,因為邊界層薄化以及移除的妙較當酸蚀刻和抛 光操作分開執行時來得少。這些蝕刻劑可如漿料般根據標 準拋光私序應用至-抛光塾。此將酸㈣和機械拋光整合 將會經由所使用的蝕刻劑之化學效應和微粒物質/拋光墊 的機械效應獲得低的表面粗糙度。 經濟部智慧財產局員工消費合作社印製 然而,應注意若蝕刻程序要用來做為取代標準拋光技術 的替代,可能需要改善現行的拋光墊。若本程序要對商業 上可行的週期時間如此利用,將需要這樣的改善,因為標 準抗酸拋光墊一般無法承受通常發生在拋光墊表面上的微 粒磨損一段足以讓程序經濟可行的時間。同樣地,能夠承 受一般發生之磨,的墊子通常無法抵抗極端腐蝕的氫氟酸 環境。因此,在拋光墊技術可產生具有足夠抗酸和抗磨損 力的墊子前,將所討論的蝕刻劑和拋光步驟整合的好處無 法完全實現。 蝕刻程序一般在室溫時執行(即約2〇它至約25它); 即’ 一般蝕刻程序是在室溫時執行且不加上熱。雖然可使 用約25°C至约45。〇範圍内的溫度,應注意最新的經驗建 -23· 本紙張尺度適用令國國家標準(CNS)A4規格(210 X 297公爱) 460961 A7 ------— —- B7 _I__ 五、發明說明(2i ) 議在本蚀刻程岸中溫度—般不扮演有意義的角色。 在截刻或微蚀刻操作後,執行—PACE操作,如共同指 派應用系列N〇.09/030,912巾揭示的,其是歸樓於1998年 一月26曰,在此以參考文獻加以包含。pACE操作使得圓 平坦並改善晶圓的厚度—致性。簡言之,在PACE操作中 一點點地產生晶圓的厚度輪廓資料,且該資料以晶圓前表 面上的位置二函數來映射。輪廓資料是在足夠多的分離位 置上所產生(一般而言,幾千個分離位置)以保證整個涵蓋 晶圓的整個表面。 一厚度測量工具用來產生此資料。工具可為一電容,光 學干#,FTIR,或機械(例如測微計)厚度測量工具。然 而,最好使用一電容厚度測量工具來加以決定,其具有— 至少約0.5米的分辨率,且以約〇丨微米的分辨率為更合 適。一適當的電容測量工具商業上可由ADE股份有限公 司,牛頓,ΜΛ ,在ULTRAGAGE商標下,例如 ULTRAGAGE 9700 處獲得,以及從 IpEC predsi〇n, ΐη〇 .Description of the Invention ((Please read the precautions on the back before filling in this page) 5: '3W, 451)' It produces a circle with a roughness of about 100,000 microns h, and moves from the wafer surface Except for dreams of about 7 to about 15 microns. Therefore, the etching process is also considered to reduce manufacturing costs. By producing wafers with a quality similar to that of polished wafers, the cost and time associated with steps in the wafer manufacturing process can be effectively eliminated. Example # 1. A mechanochemical process using a slurry containing a permanganic acid-based etchant and an optional standard particulate material can be used to produce a completed wafer in less time. This is because the thinning and removal of the boundary layer is less than when the acid etching and polishing operations are performed separately. These etchants can be applied to slurry-like polishing pastes in accordance with standard polishing sequences. This integration of acid and mechanical polishing will achieve low surface roughness through the chemical effects of the etchant used and the mechanical effects of the particulate matter / polishing pad. Printed by the Consumer Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs However, it should be noted that if the etching process is to be used as a replacement for standard polishing techniques, the current polishing pads may need to be improved. If this procedure is to make such commercially viable cycle time such an improvement, such an improvement would be needed, because standard acid-resistant polishing pads generally cannot withstand the wear of particles that typically occur on the polishing pad surface for a time sufficient to make the procedure economically viable. As such, cushions that can withstand the general abrasion typically do not withstand the extremely corrosive hydrofluoric environment. Therefore, the benefits of integrating the etchant and polishing step in question cannot be fully realized until the polishing pad technology can produce a pad with sufficient resistance to acids and abrasion. The etching process is generally performed at room temperature (i.e., about 20 to about 25); that is, the general etching process is performed at room temperature without adding heat. Although you can use about 25 ° C to about 45. 〇The temperature in the range should pay attention to the latest experience. -23 · This paper size is applicable to the national standard (CNS) A4 specification (210 X 297 public love) 460961 A7 ---------- --- B7 _I__ V. Description of the invention (2i) It is suggested that the temperature in this etching process generally does not play a meaningful role. After the cutting or micro-etching operation, the PACE operation is performed, as disclosed in the joint designation application series No. 09 / 030,912, which is dated January 26, 1998, and is incorporated herein by reference. The pACE operation rounds and improves wafer thickness consistency. In short, the thickness profile data of the wafer is generated little by little in the PACE operation, and this data is mapped by the position two function on the front surface of the wafer. The profile data is generated at enough separation locations (generally thousands of separation locations) to guarantee the entire surface of the covered wafer. A thickness measurement tool is used to generate this data. The tool can be a capacitor, optical stem #, FTIR, or a mechanical (eg micrometer) thickness measurement tool. However, it is best to use a capacitor thickness measurement tool to determine, which has a resolution of at least about 0.5 meters, and a resolution of about 0 μm is more suitable. A suitable capacitance measurement tool is commercially available from ADE Corporation, Newton, MΛ, under the ULTRAGAGE trademark, such as ULTRAGAGE 9700, and from IpEC predsión, ΐη〇.

Bethel,Conn_j AcuFlat商標下獲得。在操作上將矽晶圓 引入;^些工具的于行板電容中的空隙間,會導致電容值的 改變m值的改變會與晶圓的厚度及其等效介電常數 相關。 晶圓的GBIR,SBIR及/或SFQR的減少可使用一演算法 來知丨算丨以厚度轱廓資料和晶圓的目標厚度值’ Tt”來操 作。例如,待移除材料的量可藉由從每個分離點上的厚度 輪廓資料減去目標厚度,Tt.來加以決定。兩值間的差構成 -24- 表紙張尺度刺中關家辟(CNS)A4規格⑵“ 297公复)—- (請先閱讀背面之注音?事項再填寫本頁) 訂---------線. 經濟部智慧財產局員工消費合作社印製 ^ 6 0961 A7 ——*^*i»^^* 五、發明說明(η ) 在阳圓則表面的每個位置上必須被移除以達成目標厚度, t的材料量,且以此使得GBIR,SBIR,和/或sfqr最小 化。 —旦決定了從晶圓的每個位置上移除的材料量,此資料 被加以處理並轉換成一停留時間對位置圖,其用來控制材 料移除步驟期間的材料移除工具。此材料移除步驟可使用 任何能夠局部且精確地從晶圓前表面的小區域移除材料的 工具來執行。然而,其最好爲一PACE移除工具,其具有 在美國專利第 4,668,366 , 5,254,830 , 5,291,415 , 5’375’064,5,376,224和5,491,571號中所説明的類型,其 商業上可從 IPEC/Precision,Inc.,例如型號 pwS-200/3〇〇 獲 汐田 訂 得〇 在PACE材料移除步驟之後,晶圓具有一小於1微米的 GBIR,且最好爲小於約〇 4微米的GB][r。此外,晶圓對 任何20 mm乘20 mm的局部地點具有小於〇 7微米的 SFQR。具有小於約〇·4微米者更合適,且小於約〇25微 米更合適不過。晶圓對任何25mm X 25mm的局部地點具有 小於約0.4微米的SFQR,小於約〇18更合適·,最好小於 約0.13微米,且小於約〇 1〇微米更合適不過。晶圓的最 終GBIR,SBIR和SFQR値是以使用在材料移除步驟中的圖Bethel, acquired under the Conn_j AcuFlat trademark. Introduce silicon wafers in operation; the space between the capacitors in the row of these tools will cause the capacitance value to change. The change in m value will be related to the thickness of the wafer and its equivalent dielectric constant. The reduction of the GBIR, SBIR, and / or SFQR of a wafer can be calculated using an algorithm. It is calculated using the thickness profile data and the target thickness value of the wafer 'Tt'. For example, the amount of material to be removed can be borrowed It is determined by subtracting the target thickness and Tt. From the thickness profile data at each separation point. The difference between the two values constitutes -24- sheet paper scale thorn in Guan Jiapi (CNS) A4 specification ⑵ "297 public reply" —- (Please read the note on the back? Matters before filling out this page) Order --------- line. Printed by the Consumer Cooperatives of the Intellectual Property Bureau of the Ministry of Economic Affairs ^ 6 0961 A7 —— * ^ * i »^ ^ * 5. Description of the Invention (η) At each position of the sun circle, the surface must be removed to achieve the target thickness, t amount of material, and to minimize GBIR, SBIR, and / or sfqr. Once the amount of material removed from each location on the wafer is determined, this data is processed and converted into a dwell time versus location map, which is used to control the material removal tool during the material removal step. This material removal step can be performed using any tool that can locally and accurately remove material from a small area on the front surface of the wafer. However, it is preferably a PACE removal tool of the type described in U.S. Patent Nos. 4,668,366, 5,254,830, 5,291,415, 5'375'064, 5,376,224, and 5,491,571, which are commercially available from IPEC / Precision, Inc., for example, model pwS-200 / 3〇00 obtained by Shitian. After the PACE material removal step, the wafer has a GBIR of less than 1 micron, and preferably a GB of less than about 0.4 micron.] [r. In addition, the wafer has an SFQR of less than 0.7 microns for any local spot 20 mm by 20 mm. Those having less than about 0.4 micrometers are more suitable, and less than about 0.25 micrometers are more suitable. The wafer has an SFQR of less than about 0.4 micrometers at any local site of 25mm X 25mm, less than about 0.018 is more suitable, preferably less than about 0.13 microns, and more preferably less than about 010 microns. The final GBIR, SBIR, and SFQR of the wafer are diagrams used in the material removal step.

正確地對映晶圓的厚度和精確度來使晶圓變薄。在PACE 材料移除步驟期間,最好從晶圓移除約4_6微米的材料, 且在材料移除步驟期間至少移除約5 〇微米的材料最爲人 適。材料移除的量主要視進來的晶圓之平坦性,以及' I ___ -厶3 · 本纸張尺度適用中國國家標準(CNS)A4規格(210 X 297公髮) -25 以 460961 A7 B7 五、發明說明(23 ) 的晶圓表面上的損害而定。 在材料移除之前和/或之後,晶圓可選擇是否清潔以移 除污染物,例如在初始平坦化步驟期間引入的物質,或是 在材料移除期間因電漿而在晶圓表面上沈澱的反應副產 品。晶圓可使用任何適當的清潔程序加以清潔,其不不會 顯著地影響晶圓的厚度輪廓。這樣的清潔程序在技上是廣 爲人知的,且包括例如RCA方法(描述於FShimura所做之 ^ ^ (Semiconductor Silicon Pryct.iThe wafer's thickness and accuracy are accurately mapped to make the wafer thin. During the PACE material removal step, it is best to remove about 4-6 microns of material from the wafer, and it is most appropriate to remove at least about 50 microns of material during the material removal step. The amount of material removed mainly depends on the flatness of the incoming wafer and 'I ___-厶 3 · This paper size applies to China National Standard (CNS) A4 specifications (210 X 297 public) -25 to 460961 A7 B7 5 2. The damage on the wafer surface of invention description (23) depends on the damage. Before and / or after material removal, the wafer can choose whether to clean to remove contaminants, such as substances introduced during the initial planarization step, or precipitation on the wafer surface due to plasma during material removal Reaction by-products. The wafer can be cleaned using any suitable cleaning procedure, which does not significantly affect the thickness profile of the wafer. Such cleaning procedures are technically well known and include, for example, the RCA method (described in FShimura's work ^ ^ (Semiconductor Silicon Pryct.i

Technology) (Academic Press 1989),頁 189-191 中),或—適各 的晶圓沖洗。 在材料移除步驟之後,晶圓接受—最終拋光(亦稱爲"接 觸"抛光)以進一步減少表面粗糙。電漿晶圓薄化程序一般 在矽晶圓表面上留下一明顯的表面粗糙量,如所測量到, 例如以—原子力顯微鏡(AFM)。如此,電漿蝕刻的晶圓表 面之粗糙性最好減少至小於該粗糙程度的値。均方根表面 粗糙,RMS,減少至在一 10mm x 1〇mm的面積上約 奈米的値,在10 mm X 10 mm的面積上爲約〇2奈米的値 更合適,且在一 .10 mm X 10 mm的面積上爲約〇1奈米的 値爲取合適不過。 最終抛光程序爲不反光(霧的)。一未抛光的晶圓在其表 面上包括了高低周率的粗糙成分。高周率粗糙導致表面的 高光線散射,其導致霧化。最終抛光使高低周率的表面粗 糙最小化並以此減低霧化。抛光可在一化學/機械抛光程 序中加以執行,使用例如稀釋膠狀矽漿料和傳統的抛光設 -26 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐 Γ — --------訂---------線 (請先閱讀背面之注意事項再填寫本頁)Technology) (Academic Press 1989), pages 189-191), or—appropriate wafer flushing. After the material removal step, the wafer is subjected to-final polishing (also known as "contact" polishing) to further reduce surface roughness. Plasma wafer thinning procedures generally leave a significant amount of surface roughness on the silicon wafer surface, as measured, such as with an atomic force microscope (AFM). In this way, the roughness of the plasma-etched wafer surface is preferably reduced to less than this roughness. The root-mean-square surface is rough, RMS, reduced to about 奈 of nanometer on an area of 10mm x 10mm, 値 of about 0.02nm on 10mm x 10 mm area is more suitable, and one. An area of 10 mm X 10 mm is approximately 0.1 nm, but it is not appropriate. The final polishing procedure is non-reflective (foggy). An unpolished wafer includes high and low cycle roughness components on its surface. High-peripheral roughness results in high light scattering on the surface, which results in fogging. Final polishing minimizes surface roughness at high and low cycle rates and thus reduces haze. Polishing can be performed in a chemical / mechanical polishing procedure, using, for example, dilute colloidal silicon paste and traditional polishing equipment. -26-This paper size applies to China National Standard (CNS) A4 (210 X 297 mm Γ —- ------- Order --------- Line (Please read the precautions on the back before filling this page)

4 6 096 1 五、發明說明(24) 備。最終拋光步驟與初步或中間拋光步驟有所區別,該等 步驟在本發明的程序流程中並未執行。如使用在本說明中 的最終拋光,是指一具有數個與初步或中間拋光不同特性 的程序。例如,最終拋光施加比初步/中間拋光小的磨光 壓力,一般在2-4 psi間,相較在初步/中間者中為6_9。 最終拋光使用一較軟的拋光墊,一般具有一介於8_2〇百 分比間的壓縮性和介於.30-.53 mm間的直視高度。漿料包 含具有更緊密控制之大小的顆粒,一般介於約2〇_75 nm 間,相較在初步/中間者中為約1〇_15〇 nm。最終拋光使用 一溫和的化學劑,例如氫氧化銨,相較在初步/中間者中 為氫氧化鈉。在最終拋光步驟中最好移除小於約丨微米的 w圓厚度。若矽漿料在使用前未被稀釋,拋光過的晶圓將 不會如使用稀釋漿料處理的晶圓一般平滑。約一分矽漿料 對約10分去離子水的稀釋較好。 重要的是,本發明的程序流程比傳統加工晶圓的程序流 程更為可靠,其符合上述所討論更好的平坦度規格和在t 國丰導體技% 李則(The National Technology Roadmap fni·4 6 096 1 V. Description of Invention (24). The final polishing step is different from the preliminary or intermediate polishing step, and these steps are not performed in the program flow of the present invention. Final polishing, as used in this description, refers to a procedure with several characteristics that differ from preliminary or intermediate polishing. For example, final polishing applies less polishing pressure than primary / intermediate polishing, typically between 2-4 psi, compared to 6-9 in the primary / intermediate. The final polishing uses a softer polishing pad, which generally has a compressibility between 8-20% and a direct viewing height between .30-.53 mm. The slurry contains particles with more tightly controlled sizes, typically between about 20-75 nm, compared to about 10-15 nm in the preliminary / intermediate. Final polishing uses a mild chemical, such as ammonium hydroxide, compared to sodium hydroxide in the preliminary / intermediate. It is preferred to remove w-circle thicknesses of less than about 1 micron in the final polishing step. If the silicon slurry is not diluted before use, the polished wafer will not be as smooth as the wafer processed with the diluted slurry. About one minute of silicon paste dilutes about ten minutes of deionized water. Importantly, the program flow of the present invention is more reliable than the traditional process of processing wafers, which meets the better flatness specifications discussed above and the National Technology Roadmap fni ·

Semiconductors)(完整的引用已予在上文中)中所討論的規 格程序机程更為可靠被認為是因為同時#邊磨光 (grind),蝕刻和PACE操作總體比先前包括研磨(lappin幻和 初步/中間拋光的程序流程更正確的事實。如此,在本說 明書中的晶圓良率預期為在或近於1〇〇%。 考慮以上,可看出達成了本發明的幾個目標並獲得其它 有利的結果。 、 -27- 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公髮) ---------------------訂----------線,L (請先閱讀背面之注咅?事項再填寫本頁) 經濟部智慧財產局員工消費合作社印製 指 經濟部智慧財產局員工消費合作社印製 J 6 096 1 A7 B7 五、發明說明(25 因爲在上述架構中可做不同的修改而不脱離本發明的範 圍,所有以上説明中所包含或附圖中所顯二 必須被解謂爲説明用,而非限制之意^ *、、内各其意 1 28 - 本紙張尺度適用中國國家標準(CNS)A4規格(210 X 297公釐) (請先閱讀背面之注意事項再填寫本頁)(Semiconductors) (full citations cited above) are considered to be more reliable because the simultaneous #edge grinding (grind), etching and PACE operations generally include grinding (lappin magic and preliminary / The fact that the procedure of intermediate polishing is more correct. As such, the wafer yield in this specification is expected to be at or near 100%. Considering the above, it can be seen that several goals of the present invention have been achieved and others Favorable results. -27- This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297). --------------------- Order- --------- line, L (Please read the note on the back? Matters before filling out this page) Printed by the Consumers ’Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs means printed by the Consumers’ Cooperative of the Intellectual Property Bureau of the Ministry of Economic Affairs 096 1 A7 B7 V. Description of the invention (25 Because different modifications can be made in the above structure without departing from the scope of the invention, all the two included in the above description or shown in the drawings must be interpreted for illustrative purposes. It is not a restriction ^ *, and each has its own meaning 1 28-This paper size applies to China Associate (CNS) A4 size (210 X 297 mm) (Please read the back of the precautions to fill out this page)

Claims (1)

460961 A8 B8 C8 D8 六、申清專利範圍 種加工半導體晶圓的方法,該晶圓是從一單晶錠切 具有前後表面和-圓周邊,該方法包含如下的步 驟’依次為: ()磨光該阳圓以改善晶圓的厚度一致性並減少 的起伏; 及⑻#㈣晶圓以減少晶圓中的應力並使表面平滑; ⑷在邊叩圓上執行電漿助長化學蝕刻(PACE)以使晶 圓平坦並改善晶圓的厚度—致性。 2. 如申請專利範園第1項之方法,其中晶圓的加工不需 要任何初步拋光步驟,具不需要任何研磨步驟。 3. 如申請專利範圍第2项之方法,其中磨光晶圓的步驟 包:同時磨光晶圓的前後表面,且其中蝕刻晶圓的步 驟包括蝕刻晶圓的前後表面。 4. 如中請專利範圍第3項之方法,其中在晶圓上計 PACE的步驟包括在晶圓的前後表面上執行ΜΕ 5. 如申請專利範固第3項之方法,其中在晶圓上。 PACE的步驟包括在晶圓表面其中之一上執行p 。丁 6·如申請專利範·圍第1項之方法,進-步包含—包楽。曰 圓以供裝運之步驟,其是跟隨在該_步驟 其中程序不需要任何研磨步驟或切下和包 的初步拋光步騾。 ’驟<間 7.如申請專利範圍第6項之方法,其中 圓置於一磨光儀器中來處理,該等儀器包括磨:將: 具有大小在3-10微米範圍中的磨粒。 、 ^紙張尺度&巾酬家解(¾¾祕咖x n n n n (請先閱讀背面之注意事項再填寫本頁} n n n 1----~“1Τ—--------^—V------- -29. 46 096 1 A8 B8 C8 D8 六、申凊專利範圍 8·如申請專利範園第7項的方法,其中蚀刻步驟包含一 微蚀刻程序,其包括使晶圓接觸—高光澤蚀刻劑:且 其中蚀刻步驟從每個晶圓表面移除一個等於磨輪磨粒 大小的量。 9·如申請專利第U之方法,其中磨光步麵蚀刻步驟 使晶圓平坦,以將對任何25mmx 25mm的晶圓局部地 點(局部總之’地點最料考平面減少以、超過約 0.25微米的値。 1〇· 一種加工半導體晶圓的方法,該晶圓是從一單晶錠上 切割並具有前後表面和一圓周邊,該方法包含以下步 驟,依次爲: 、 (a) 磨光該晶圓以改善晶圓的厚度一致性,並減少晶 圓的起伏; ^ (b) 使用一高光澤蝕刻劑來微蝕刻該晶圓以移除小於 約15微米的總晶圓厚度,如此使得晶圓中的應力減少 並使晶圓的前後表面平滑; (c) 在晶圓的該前後表面其中之一上執行電漿助長化 學蝕刻以使晶圓平坦並改善晶圓的厚度一致性;以及 (d) 最後抛光晶圓的前表面; 晶圓的加工不需要任何初步抛光步驟且不需要任何研 磨步驟。 ___ -30- ^紙張尺度5用中關家標準<CNS)A4規格(210 X 297公爱) (請先閱讀背面之注音?事項再填寫本頁) --線. -n n n n .460961 A8 B8 C8 D8 Six, a method of processing semiconductor wafers. The wafer is cut from a single crystal ingot with front and back surfaces and a round periphery. The method includes the following steps' in order: () grinding Improve the thickness of the wafer to improve wafer thickness uniformity and reduce undulation; and # ㈣wafer to reduce stress in the wafer and smooth the surface; 执行 Perform plasma-assisted chemical etching (PACE) on the edge circle In order to flatten the wafer and improve the thickness-consistency of the wafer. 2. For the method of applying for the first paragraph of the patent application park, the wafer processing does not require any preliminary polishing steps, and does not require any polishing steps. 3. The method according to item 2 of the patent application, wherein the step of polishing the wafer includes: simultaneously polishing the front and back surfaces of the wafer, and wherein the step of etching the wafer includes etching the front and back surfaces of the wafer. 4. If the method of item 3 in the patent is requested, the step of counting PACE on the wafer includes performing ME on the front and back surfaces of the wafer. 5. If the method of applying for patent No. 3 is applied on the wafer, . The steps of PACE include performing p on one of the wafer surfaces. D6. If the method of applying for a patent covers the first item, further includes-burden. The step of rounding for shipment is followed by this step where the procedure does not require any grinding steps or preliminary polishing steps for cutting and wrapping. Step < 7. The method according to item 6 of the patent application, wherein the circle is placed in a polishing apparatus for processing, which includes abrasion: the abrasive grains having a size in the range of 3-10 microns. , ^ Paper scale & towel reward home solution (¾¾ecret xnnnn (Please read the precautions on the back before filling out this page) nnn 1 ---- ~ "1Τ —-------- ^ — V- ------ -29. 46 096 1 A8 B8 C8 D8 VI. Application scope of patent 8. If the method of applying for patent field No. 7 method, the etching step includes a micro-etching process, which includes contacting the wafer —High-gloss etchant: and wherein the etching step removes an amount equal to the size of the abrasive grains of the grinding wheel from the surface of each wafer. 9. As in the method of applying for patent U, wherein the polishing step etching step makes the wafer flat, Will reduce the local location of any 25mmx 25mm wafer (locally, the location is most expected to reduce the plane to more than about 0.25 micrometers.) 10. A method of processing a semiconductor wafer, the wafer is from a single crystal ingot Cut and have front and back surfaces and a round perimeter. The method includes the following steps, in order: (a) Polishing the wafer to improve the thickness consistency of the wafer and reducing wafer undulations; ^ (b) using a high Gloss etchant to micro-etch the wafer to remove less than about 15 microns in total Circular thickness, which reduces the stress in the wafer and smoothes the front and back surfaces of the wafer; (c) performing plasma-assisted chemical etching on one of the front and back surfaces of the wafer to flatten the wafer and improve the wafer's Consistent thickness; and (d) Final polishing of the front surface of the wafer; Wafer processing does not require any preliminary polishing steps and does not require any grinding steps. ___ -30- ^ Zhongguanjia Standard for Paper Size 5 < CNS) A4 specification (210 X 297 public love) (Please read the note on the back? Matters before filling out this page) --line. -Nnnn.
TW89108874A 1999-05-21 2000-05-10 A method of processing semiconductor wafers TW460961B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13526199P 1999-05-21 1999-05-21
US51252900A 2000-02-24 2000-02-24

Publications (1)

Publication Number Publication Date
TW460961B true TW460961B (en) 2001-10-21

Family

ID=26833143

Family Applications (1)

Application Number Title Priority Date Filing Date
TW89108874A TW460961B (en) 1999-05-21 2000-05-10 A method of processing semiconductor wafers

Country Status (2)

Country Link
TW (1) TW460961B (en)
WO (1) WO2000072366A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103021830A (en) * 2011-09-21 2013-04-03 昆山中辰矽晶有限公司 Wafer processing method
CN105895505A (en) * 2015-02-17 2016-08-24 英飞凌科技股份有限公司 Processing of semiconductor devices

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102008056455B3 (en) * 2008-11-07 2010-04-29 Centrotherm Photovoltaics Technology Gmbh Oxidation and cleaning process for silicon wafers
EP2224469A3 (en) * 2009-02-25 2015-03-25 Imec Method for etching 3d structures in a semiconductor substrate, including surface preparation

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5291415A (en) * 1991-12-13 1994-03-01 Hughes Aircraft Company Method to determine tool paths for thinning and correcting errors in thickness profiles of films
JPH05305561A (en) * 1992-05-01 1993-11-19 Sumitomo Electric Ind Ltd Grinding method of silicon nitride ceramics and worked product thereof
US5344524A (en) * 1993-06-30 1994-09-06 Honeywell Inc. SOI substrate fabrication
JPH0964321A (en) * 1995-08-24 1997-03-07 Komatsu Electron Metals Co Ltd Manufacture of soi substrate
JP3620554B2 (en) * 1996-03-25 2005-02-16 信越半導体株式会社 Semiconductor wafer manufacturing method
US6030887A (en) * 1998-02-26 2000-02-29 Memc Electronic Materials, Inc. Flattening process for epitaxial semiconductor wafers

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103021830A (en) * 2011-09-21 2013-04-03 昆山中辰矽晶有限公司 Wafer processing method
CN103021830B (en) * 2011-09-21 2016-09-07 昆山中辰矽晶有限公司 Wafer processing method
CN105895505A (en) * 2015-02-17 2016-08-24 英飞凌科技股份有限公司 Processing of semiconductor devices
CN105895505B (en) * 2015-02-17 2019-01-22 英飞凌科技股份有限公司 Processing of semiconductor devices

Also Published As

Publication number Publication date
WO2000072366A1 (en) 2000-11-30

Similar Documents

Publication Publication Date Title
US6294469B1 (en) Silicon wafering process flow
JP4489191B2 (en) Planarizing composition for metal film removal
US10460947B2 (en) Method for polishing silicon wafer
TW514976B (en) Method for processing semiconductor wafer and semiconductor wafer
TW416104B (en) Method for reclaiming wafer substrate and polishing solution composition for reclaiming wafer substrate
JP4873694B2 (en) Catalyst-assisted chemical processing method
US6200908B1 (en) Process for reducing waviness in semiconductor wafers
WO2015137397A1 (en) Method and device for processing wide-bandgap semiconductor substrate
CN1124504A (en) Improved compositions and methods for polishing
KR100701342B1 (en) Method for producing bonded wafer and bonded wafer
EP2007691A1 (en) Processing method of glass substrate, and highly flat and highly smooth glass substrate
TW498447B (en) Process for etching silicon wafers
TW200411759A (en) Process for etching silicon wafers
WO2005098921A1 (en) Alkaline etchant for controlling surface roughness of semiconductor wafer
JP5343250B2 (en) Catalyst-assisted chemical processing method and processing apparatus using the same
JP3066750B2 (en) Manufacturing method of semiconductor wafer
JP2014205756A (en) Rough polishing abrasive composition, method for polishing magnetic disk substrate, method for producing magnetic disk substrate, and magnetic disk substrate
JP2016113356A (en) Method for finish-working the surface of pre-polished glass substrate surface
WO2020235205A1 (en) Silicon carbide substrate
TW460961B (en) A method of processing semiconductor wafers
JP2005118982A (en) Particle-free polishing fluid for planarizing nickel base coating
JP3668647B2 (en) Semiconductor wafer substrate regeneration method and semiconductor wafer substrate regeneration polishing liquid
US20020142619A1 (en) Solution composition and process for etching silicon
JP2010214267A (en) Method for cleaning polished quartz glass substrate
JP2007102843A (en) Glass substrate for magnetic recording medium and magnetic disk

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees