TW421752B - Terminal pin connector and easy-operation terminal - Google Patents
Terminal pin connector and easy-operation terminal Download PDFInfo
- Publication number
- TW421752B TW421752B TW88104326A TW88104326A TW421752B TW 421752 B TW421752 B TW 421752B TW 88104326 A TW88104326 A TW 88104326A TW 88104326 A TW88104326 A TW 88104326A TW 421752 B TW421752 B TW 421752B
- Authority
- TW
- Taiwan
- Prior art keywords
- data
- terminal
- transceiver
- buffer
- controller
- Prior art date
Links
Landscapes
- Computer And Data Communications (AREA)
Abstract
Description
421752 五、發明說明(1) 本發明係關於-種網路連接裝置,尤其關於 機樞接器與/種傻瓜終端機。 ’種^端 在-種=網路主從架構中,複數個終端機盘 器連接,其令每一終端機内皆包含一中央處理^ u)、一隨機存”憶體(RAM)、一僅讀記憶^【 〇Μ )、網絡控制窃、以及圖形控制器等。惟隨著 技的突飛猛進,一般中央處理單元之功能/價格比大 高,相對於終端機模擬程式之簡易,該種習用终端機内 中央處理單兀經常因功能過強而常處於間置狀態,此 構成資源之浪費。 鑑於先前終端機之前述缺點,本發明之一目的在於提 供一終端機框接器,使得複數個無中来處理單元之傻瓜終 端機能經由該終端機樞接器與一伺服器聯結,並分享該終 端機樞接器内之中央處理單元與記憶體,以充分發揮其功 能’且避免其t央處理單元經常處於閒置狀態,造成資源 之浪費。 ' 本發明之另一目的在於提供一終端機樞接器,其對於 連接至此枢格器之每一傻瓜終端機皆提供專用之資料發送 和資料接收通道,因而其間之通訊介面完全不會產生訊息 衝突(c ο 1 li s i ο η ),並能大幅簡化硬體之複雜度而降低成 本。用時’常見於伺服器和多個習用終端機共用一網路所 產生之訊息衝突,也因該等傻瓜終端機並不直接連到伺服 器 < 有效減少。 本發明之又另一目的在於提供一種不含甲央處理單元421752 V. Description of the invention (1) The present invention relates to a network connection device, especially to a hub connector and / or a fool terminal. 'Type ^ end-in-type = network master-slave architecture, a plurality of terminal disk drives are connected, which allows each terminal to include a central processing ^ u), a random storage "memory body (RAM), a Read memory ^ (OM), network control, and graphics controller, etc. However, with the rapid advancement of technology, the function / price ratio of general central processing units is high, which is relatively simple compared to terminal simulation programs. This kind of conventional terminal The central processing unit in the machine is often in an interposed state due to excessive functions, which constitutes a waste of resources. In view of the aforementioned shortcomings of previous terminals, one object of the present invention is to provide a terminal frame connector, so that a plurality of terminals are lost. The fool terminal of the processing unit can be connected to a server through the terminal pivot, and share the central processing unit and memory in the terminal pivot to fully play its functions and avoid its central processing unit It is often in an idle state, resulting in a waste of resources. Another object of the present invention is to provide a terminal hub, which provides a dedicated terminal for each fool terminal connected to this hub. Data transmission and data receiving channels, so the communication interface between them will not generate message conflicts at all (c ο 1 li si ο η), and can greatly simplify the complexity of hardware and reduce costs. It is often used in servers and The conflict of messages generated when multiple conventional terminals share a network is also effectively reduced because these dumb terminals are not directly connected to the server < Another purpose of the present invention is to provide a central processing unit
C.AProgram Files\Patent\P0S0003002.ptd 第 4 頁 421752 五、發明說明¢2) 之傻瓜終端機,因其不含任何軟體或軔體,也不含中央處 理器,故能有效減少昇級與維護等成本,並能夠瞬時完成 開機作業。 本發明之又另一目的在提供能夠連接多個傻瓜終端機 之終端機樞接器,以省下額外配置網路樞接器(hub ) 之成 本。 茲參考下列圖式,詳細說明本發明之一較佳實施例如 後: 圖式之簡單.說明^ : 圖1以示意方式顯示具有主從架構之一種網路系統, 其中包含依本發明之終端機樞接器與傻瓜終端機; 圖2以示意方式顯示依本發明之終端機樞接器的組成 架構; 圖3以示意方式顯示依本發明終端機樞接器中之輸出 控制器的組成裝構, 圖4以示意方式顯示依本發明終端機樞接器中之輸入 緩衝器的組成架構; 圖5以示意方式顯示使用於本發明終端機樞接器與傻 瓜終端機中之收發器的組成架構;以及 圖6以示意方式顯示依本發明之傻瓜終端機的組成架 構;以及 圖7轵示意方式顯示一含圖形加速器之傻瓜終端機的 組成架構。 茲參照各附圖,詳細說明本發明如後。C.AProgram Files \ Patent \ P0S0003002.ptd Page 4 421752 5. Description of the invention ¢ 2) The fool terminal, because it does not contain any software or carcass, nor does it contain a central processing unit, which can effectively reduce upgrades and maintenance The cost is equal, and the startup operation can be completed instantly. Yet another object of the present invention is to provide a terminal hub capable of connecting a plurality of fool terminals, so as to save the cost of an additional network hub (hub). A preferred embodiment of the present invention will be described in detail with reference to the following drawings: The diagram is simple. Explanation ^: Figure 1 schematically shows a network system with a master-slave architecture, which includes a terminal according to the present invention. Pivot and fool terminal; Figure 2 schematically shows the composition of the terminal pivot connector according to the present invention; Figure 3 schematically shows the composition of the output controller in the terminal pivot connector according to the present invention Fig. 4 schematically shows the composition structure of the input buffer in the terminal pivot of the present invention; Fig. 5 schematically shows the composition structure of the transceiver used in the terminal pivot of the present invention and the fool terminal. And FIG. 6 schematically shows a composition structure of a fool terminal according to the present invention; and FIG. 7 (a) schematically shows a composition structure of a fool terminal including a graphics accelerator. The invention is described in detail below with reference to the accompanying drawings.
C:\ProgramFiles\Patent\P0S0003002.ptd 第 5 頁 421752C: \ ProgramFiles \ Patent \ P0S0003002.ptd page 5 421752
圖1顯示具有主從架構之 少一個習用之伺服器1 1 〇 、 枢接器1 2 〇 (待說明於後) 傻瓜終端機1 3 0 (待說明於 0係用以連接使用者之輸出裝 (未圖示)’其中輸出裝置例 入裝置例如為鍵盤、滑鼠、以 0係用以執行所有應用程式, 之部份則交由終端機樞接器1 執行。每一伺服器1 1 0均可 2 0 ’而每一終端機樞接器1 式’且可連接複數個伺服器1 傻瓜終端機之運作均如同一習 如圖2中所示,依本發明 一資料處理單元2 1 〇、一網 個資料收發單元2 4 0。網路 伺服器11〇傳送來之資料, 送至資料處理單元21〇與/ 將資料處理單元2 1 0與/或 資料’依一預定格式傳送至伺 2 1 0係用以執行一終端機模 器2 2 0'與/或資料收發單元 經處理之資料傳送至網路控制 元2 4 0 ;複數個資料收發單 —種網路系統,其中包含至 至少一個依本發明之終端機 /以及至少一個依本發明之 後)。該等傻瓜終端機1 3 置(未圖示)與輸入裝置 為li視器與印表機等,輸 及光筆專β S玄等伺服器1 1 但關於輸出裝置與輸入裝置 2 0與傻瓜終端機2 3 〇來 連接複數個終端機樞接器工 2 〇執行一終端機模擬裎 10。對使用者而言,每— 用之獨立終端機。 之終端機槐接器1 2 〇包含 路控制器2 2 〇、以及複數 控制器2 2 0係用以接收自 並依一預定格式將該資料傳 或資料收發單元2 4 0 ,且 資料收發單元2 4 0傳來之 服器1 1 0 ;資料處理單元 擬程式,璜取傳自網路控制 2 4 0之待處理資料,並將 器2 2 0與/或資料收發單 元2 4 0中’至少有一資料Figure 1 shows a conventional server 1 1 〇, pivot connector 1 2 〇 (to be described later) with a master-slave architecture. The dumb terminal 1 3 0 (to be described in 0 is used to connect the user's output device) (Not shown) 'The input device and the input device are, for example, a keyboard, a mouse, and the 0 series are used to execute all applications, and the part is handed over to the terminal pivot connector 1. Each server 1 1 0 Both can be 2 0 'and each terminal has a pivot type 1' and can be connected to a plurality of servers 1 The operation of a fool terminal is the same as shown in FIG. 2. According to the present invention, a data processing unit 2 1 〇 A data transmission and reception unit 2 4 0. The data transmitted by the network server 110 is sent to the data processing unit 21 0 and / or the data processing unit 2 10 and / or the data is transmitted to the server according to a predetermined format. 2 1 0 is used to execute a terminal module 2 2 0 ′ and / or the data transmitted and received by the data transmitting and receiving unit to the network control unit 2 4 0; a plurality of data transmitting and receiving orders—a network system including At least one terminal according to the invention / and at least one after the invention). These fool terminals 1 3 are set (not shown) and the input device is a viewer and a printer, etc., and the light pen special β S Xuan and other servers 1 1 but about the output device and input device 2 0 and the fool terminal Machine 2 3 0 to connect a plurality of terminal pivot connectors 2 20 to perform a terminal simulation 10. For the user, each is a separate terminal. The terminal unit 1 2 0 includes a road controller 2 2 0 and a plurality of controllers 2 2 0 for receiving and transmitting the data or the data transmitting and receiving unit 2 40 according to a predetermined format, and the data transmitting and receiving unit. The server 1 1 0 transmitted from 2 4 0; the data processing unit draws a program, takes the data to be processed transmitted from the network control 2 4 0, and sends 2 2 0 and / or the data transceiver unit 2 4 0 ' At least one profile
C:\Proeram Files\Patent\POS0003002.ptd 第 6 頁C: \ Proeram Files \ Patent \ POS0003002.ptd page 6
42 175 242 175 2
五、發明說明(4) 收發單元2 4 0與 傻瓜終端機1 3 0 料傳送至資料處理 且將資料處理單元 資料,依一預定格 單元210包含一 介面與充作記憶體 體2 1 3,此等元 述。資料處理單元 管理網路控制器2 0 ’並在每一傻瓜 單元210在終端 排2 3 0讀取傳自 發單元2 .4 0之待 /輸入匯流排2 3 個資料收發單元2 服器1 1 0 ,可以 元件,例如區域網 Controller)、廣 ^ 一傻瓜終端機1 3 傳送來之資料,並 單元2 1 0與/或 210與/或網路 式傳送該傻瓜終蠕 中央處理單元2 1 控制器之一晶片組 件皆為電腦業界人 2 1 0係供執行一 2 0與該等複數個 終端機上模擬一獨 機模擬程式控制下 網路控制器2 2 〇 處理貢料》並將經 0傳送至網路控制 4 0。網路控制器 是任何能夠與伺服 路之以太網路控制 免網路之ATM、以及 0聯結’以接收自該 依—預定格式將該資 網路控制器2 2 0 , 控制器2 2 0傳來之 機1 3 0。資料處理 1 、用以提供匯流排 2 1 2、以及一記憶 士所熟知,故不再贅 终端機模擬程式,以 資料收發單元2 4 立終端機。資料處理 ’經輸出/輸入匯流 與該等複數個資料收 處理之資料經該輸出 器220與該等複數 2 2 0係用以連接伺 器110連接之習用 器(Ethernet 序列璋。 此等複數個資料收發單元2 4 0之每一資料收發單元 可與一.舞瓜終端機聯結,以接收自該傻瓜終端機傳送來之 資料’並依一預定格式將該資料傳送至該輸出/輸入匯流 排’且自該輸出/輸入匯流排取出自該資料處理單元傳送 來之資料’並依一預定格式將該資料傳送至該傻瓜終端V. Description of the invention (4) The transceiver unit 2 40 and the fool terminal 1 3 0 transmit the data to the data processing and the data processing unit data, according to a predetermined grid unit 210, includes an interface and acts as a memory 2 1 3, These meta-narratives. The data processing unit manages the network controller 2 0 ′ and in each fool unit 210 at the terminal bank 2 3 0 reads the standby / input bus 2 of the spontaneous unit 2. 4 0 the data transceiver unit 2 server 1 1 0, can be a component, such as a local area network controller), a ^ idiot terminal 1 3 transmitted data, and the unit 2 1 0 and / or 210 and / or network-type transmission of the idiot terminal worm central processing unit 2 1 control One of the chip components of the device is the computer industry person 2 0 series for executing a 20 and a plurality of terminals to simulate a stand-alone simulation program under the control of the network controller 2 2 0 to process the tribute. Send to Network Control 4 0. The network controller is any ATM that can be connected to the Ethernet circuit of the servo circuit and control the network-free, and 0 'to receive from the network controller 2 2 0, the controller 2 2 0 Coming machine 1 3 0. Data processing 1. It is used to provide the bus 2 1 2. It is well-known to a memory maker, so it will not repeat the terminal simulation program, and use the data transceiver unit 2 4 to set up the terminal. Data processing 'The output / input confluence and the plurality of data received and processed data are processed through the output device 220 and the plural numbers 2 2 0 are used to connect to the server 110 (Ethernet sequence). These plural numbers Each data transmitting and receiving unit of the data transmitting and receiving unit 2 40 can be connected to a dance gourd terminal to receive the data transmitted from the fool terminal 'and transmit the data to the output / input bus in a predetermined format. 'And retrieve the data transmitted from the data processing unit from the output / input bus' and transmit the data to the fool terminal in a predetermined format
C:\ProgramFiles\Patent\P0S0003002.ptd 第 7 頁 421752 五、發明說明(5) 機。資料收發單元2 4 0包含一輸出控制器2 4 1、一輸 入緩衝器242 、一收發器243 ,其中輸出控制器24 1在此實施例中為習用之圖形控制器,係用以處理中央處 理器所傳送來之繪圖指令,其架構如圖3中所示,包含一 圖形加速器3 1 1 、一記憶體控制器3 1 2、以及一圖框 緩衝器3 1 3 。圖框缓衝器3 1 3係用以依一預定格式存 放圖形資料。記憶體控制器3 1 2係用以提供圖形加速器 3 1 1對圖框緩衝器3 1 3之讀寫,以及同時提供收發器 2 4 3對圖框緩衝器3 1 3之讀取。圖形加速器3 1 1係 用以處理經該輸出/輸入匯流排2 3 0傳來之繪圖指令, 並將結果經由記憶體控制器3 1 2 ,寫入圖框緩衝器3 1 3 。與習用之圖形控制器不同的是,輸出控制器2 4 1並 不含習用之RAMDAC (RA M-based數位類比轉換器 )。熟習本技藝者應可瞭解圖形加速器3 1 1可省除,而 由資料處理單元2 1 0直接處理繪圖指令,並經記憶體控 制器3 1 2讀寫圖框緩衝器3 1 3。再者,亦可使用資料 處理單元2 1 G之記憶體配置一圖框緩衝區,以取代圖框 緩衝器3 1 3 ,因而完全省除輸出控制器2 4 1 。另外, 若採用含圖形加速器之傻瓜终端機(待說明於後),亦可 完全省除輸出控制器2 4 1 。 輸入緩衝第2 4 2係用以接收並處理傳自收發器2 4 3之鍵盤與滑鼠等輸入資料,其架構如圖4中所示,包含 一中斷產生器4 1 1與一緩衝器4 1 2 ,此缓衝器4 1 2 係用以將收發器2 4 3傳來之資料轉換為一預定格式,儲C: \ ProgramFiles \ Patent \ P0S0003002.ptd Page 7 421752 5. Description of the invention (5) machine. The data transceiver unit 2 40 includes an output controller 2 41, an input buffer 242, and a transceiver 243. The output controller 24 1 is a conventional graphics controller in this embodiment and is used to process central processing. The architecture of the drawing instructions sent from the device is shown in FIG. 3, which includes a graphics accelerator 3 1 1, a memory controller 3 1 2, and a frame buffer 3 1 3. The frame buffer 3 1 3 is used to store graphic data in a predetermined format. The memory controller 3 1 2 is used to provide the graphics accelerator 3 1 1 to read and write the frame buffer 3 1 3, and also provide the transceiver 2 4 3 to read the frame buffer 3 1 3. The graphics accelerator 3 1 1 is used to process the drawing instructions transmitted through the output / input bus 2 3 0 and write the result to the frame buffer 3 1 3 through the memory controller 3 1 2. Unlike conventional graphics controllers, the output controller 2 4 1 does not include the conventional RAMDAC (RA M-based digital analog converter). Those skilled in the art should understand that the graphics accelerator 3 11 can be eliminated, and the data processing unit 2 10 directly processes the drawing instructions, and reads and writes the frame buffer 3 1 3 through the memory controller 3 1 2. Furthermore, a frame buffer can also be configured by using the memory of the data processing unit 2 1 G to replace the frame buffer 3 1 3, thus completely eliminating the output controller 2 4 1. In addition, if a fool terminal with a graphics accelerator is used (to be described later), the output controller 2 4 1 can also be completely eliminated. Input buffer No. 2 4 2 is used to receive and process input data such as keyboard and mouse transmitted from the transceiver 2 4 3. Its architecture is shown in FIG. 4 and includes an interrupt generator 4 1 1 and a buffer 4 1 2, this buffer 4 1 2 is used to convert the data from the transceiver 2 4 3 into a predetermined format.
C:\ProgramFiles\Patent\P0S0003002. ptcl 第 8 頁 752 五、發明說明(6) 存並等待資料處理單元2 1 0之讀取。緩衝器4 1 2可因 不同之輸入資料,而做不同之最佳化處理,例如自動合併 滑鼠之移動資料以節省儲存空間。因收發器2 4 3已内含 一接收緩衝器(待說明於後),熟習本技藝者應可瞭解緩 衝器4 1 2可省除,而以資料處理單元2 1 0直接讀取該 接彳欠緩衝器。中斷產生器4 1 1係用以偵測緩衝器4 1 2 有無新資料,並以中斷訊號(interrupt signal^)通知資料 處理單元2 1 〇 ^熟習本技藝者應可瞭解中斷產生器4 1 1亦可省除’而以軟體定期查詢缓衝器内容取代之。換言 之’輸入緩衝器2 4 2可完全省除。 收發器2 4 3係用以將儲存於圖框缓衝器3 1 3之資 料傳送至所連接之傻瓜終端機,並將來自傻瓜終端機之輪 入資料傳送至輸入緩衝器242 ,其架構如圖5中所示, 包含一傳送緩衝器5 1 1 、一接收缓衝器5 1 2 、以及一 收發器實體5 1 3。此收發器實體5 1 3能夠將類比資料 轉換為數位資料’亦能夠將數位資料轉換為類比資料,俾 傳出預定格式之類比資料’且將接收之類比資料轉換為一 預定格式之數位資料。在此實施例中,收發器實體5丄3 與使用於以太網路(Ethernet)之Physical Layer Transceiver (PHY)相同。傳送緩衝器5 1 1係用以暫存 待故發器實體5 1 3傳送之資料。接收緩衝器5 1 2係用 以暫存收發器實體513接收而尚未處理之資料。 圖6顯示依本發明傻瓜終端機之組成架構,其中包含 一收發器6 1 1 、一記憶體控制器62、一圖框缓衝器C: \ ProgramFiles \ Patent \ P0S0003002. Ptcl page 8 752 5. Description of the invention (6) Store and wait for the data processing unit 2 1 0 to read. The buffer 4 1 2 can be optimized for different input data, such as automatically merging mouse movement data to save storage space. Because the transceiver 2 4 3 already contains a receiving buffer (to be described later), those skilled in the art should understand that the buffer 4 1 2 can be eliminated, and the data processing unit 2 1 0 directly reads the interface. Under buffer. The interrupt generator 4 1 1 is used to detect the presence of new data in the buffer 4 1 2 and notify the data processing unit 2 with an interrupt signal (interrupt signal ^). Those skilled in the art should know the interrupt generator 4 1 1 It can also be omitted and replaced by software periodically querying the buffer contents. In other words, the 'input buffer 2 4 2 can be completely eliminated. The transceiver 2 4 3 is used to transmit the data stored in the frame buffer 3 1 3 to the connected fool terminal, and to transmit the rotation data from the fool terminal to the input buffer 242. Its structure is as follows: As shown in FIG. 5, a transmission buffer 5 1 1, a reception buffer 5 1 2, and a transceiver entity 5 1 3 are included. This transceiver entity 5 1 3 can convert analog data into digital data 'and can also convert digital data into analog data, 俾 output analog data in a predetermined format' and convert received analog data into digital data in a predetermined format. In this embodiment, the transceiver entity 5 丄 3 is the same as the Physical Layer Transceiver (PHY) used in the Ethernet. The transmission buffer 5 1 1 is used to temporarily store the data transmitted by the waiting entity 5 1 3. The receiving buffer 5 1 2 is used to temporarily store the data received by the transceiver entity 513 and has not been processed yet. FIG. 6 shows a composition structure of a fool terminal according to the present invention, which includes a transceiver 6 1 1, a memory controller 62, and a frame buffer.
C:\Program Files\Patent\P0S0003002.ptd 第 9 頁 五 42175 、發明說明(7) 輸 資料, 料傳送 5傳送 〇 ;輪 來的資 料,並 置(未 收發器 出資料 預定袼 數位類 衝器6 資料, 出裝置 滑鼠控 裝置之 1 。如器6 1 置。 收 1 3之 施例為 收發器 且依一 至輸出 來之資 出資料 料轉換 傳送至 圖示) 6 11 控制器 式傳至 比轉換 1 3中 例如監 ,輸入 制器-, 類比資 果該傻 5便可 發器2 内容正 週期性 出資料控制 6 1 1接收 預定格式經 資料控制器 料’依一預 控制器6 1 成輪出裝置 輸出裝置; 傳送來之資 之功用與收 6 1 4係將 輸出裝置, 器(R A Μ 之數位資料 視器所需之 控制器6 1 外接鍵盤與 料轉換為數 瓜終端機不 省除,例如 4 3與收發 確複製至圖 一個位元一 器6 1 自終端 由記憶6 14 定格式 4係用 (未圖 輸入控 料,並 發器2 終端機 例如可 D A C 轉換成 類比資 5在此 滑鼠等 位資料 外接任 用於顯 4、以及一輸入控制器6 機搞接器1 2 0傳送來之 體控制器6 1 2 ,將該資 ,並將自輸入控制益6 1 傳送至終端機樞接器1 2 以將自收發器6 1 1傳送 示)所需預定格式之資 制器6 1 5接收自輸入裳 傳送至該收發器6 1 1 。 43相同,故不贅述;輸 樞接器傳來之資料,依一 採用習用之R A M-based )’用β將儲存於圖框緩 輸出裝置所需預定格式之 料’然後將其傳送至該輸 實施例中為習用之鍵盤與 輸入裝置,並將傳自輸入 ’再傳送至收發器6 1 何輸入裝置,則輸入控制 示班機起降即時資訊之裝 益6 1 1必須確保圖框緩衝器3 框緩衝器6 1 3中。一簡易之實 固位70地讀取、傳送並複製圖框C: \ Program Files \ Patent \ P0S0003002.ptd Page 9 5 42175, Description of the invention (7) Input data, material transmission 5 Transmission 0; rotation of data, and juxtaposition (data not scheduled by the transceiver, digital punch 6) Data, 1 of the mouse control device of the output device. Such as the device 6 1 device. The example of receiving 1 3 is a transceiver, and the data is converted to the icon according to the output data. 6 11 Controller-based transmission ratio In conversion 1 3, for example, monitor, input controller-, analogy, if you are stupid, you can send out the content. 2 The content is periodically output data control 6 1 1 Receive the predetermined format via the data controller, according to a pre-controller 6 1 into Wheel output device output device; the function and receipt of the transferred funds 6 1 4 is the controller required for the output device, the digital data viewer of the RAM 6 1 external keyboard and materials to be converted into a data terminal For example, 4 3 and the transmission and reception are copied to the map one bit and one device 6 1 from the terminal by memory 6 14 fixed format 4 series (not shown input control, concurrent device 2 terminal can be converted to analog data by DAC 5 here Mouse allele Takes over the body controller 6 1 2 for the display 4 and an input controller 6 and the connector 1 2 0, transfers the data, and transfers the self-input control benefit 6 1 to the terminal pivot connector 1 2 It is shown by transmitting from the transceiver 6 1 1) The asset controller 6 1 5 receiving the required format is transmitted from the input skirt to the transceiver 6 1 1. 43 is the same, so it will not be repeated; the information from the input hub According to the conventional RA M-based) 'Use β to store the material in the predetermined format required by the frame buffer output device' and then transfer it to the conventional keyboard and input device in the input embodiment, and transfer the Since the input is transmitted to the transceiver 6 1 and any input device, the input 6 1 1 controls the real-time information of the departure and arrival of the flight machine. 6 1 1 must ensure that the frame buffer 3 and frame buffer 6 1 3 are in place. A simple and practical way to read, transfer and copy frames
C:\Program Fi les\Patent\P0S0003002. ptd 第 1 〇 ^""""" -- I /5 2 五、發明說明(3) ------- 缓衝為3 1 3 ^内容至圖樞緩衝器6 1 3中。另一實施例 為當輸出控制器2 4 1處理完繪圖指令時,通知收發器2 4 3僅傳送須要更新的部份。如果收發器2 4 3和收發器 6 1 1之傳送速度夠快(大於或等於監視器的掃瞄頻率, 如用於G1 gab 1 \以太網路),則圖框緩衝器6工3可以省 去’而由輸出貧料控制器6 1 4直接將接收緩衝器5 1 2 之資料直接轉換成監視器所需之類比資料。 在上述b 例之一變更實施例中,可省除輸出控制器 中之圖形加速器與圖框緩衝器,而在傻瓜終端機上加一圖 形加速器’如圖7中所示。此變更實施例中除圖形加速器 7 1 6外之各組成元件皆與圖6中所示者相同,圖形加速 器7 1 6係用以處理經由收發器611傳來之繪圖指令, 並經由&己憶體控制器6 1 2,將結果寫入圖框緩衝器6 1 3。 因含圖形加速器之傻瓜終端機能直接處理繪圖指令, 故終端機樞接器1 2 0之資料處理單元2 1 〇所執行之終 立而機模擬私式可簡化為將祠服器傳來之緣圓指令,轉換為 傻瓜終端機能夠處理之繪圖指令後,直接經由資料收發單 元2 4 0傳給含圖形加速器之傻瓜終端機,而由傻瓜終端 機直接處理這些指令。因此,終端機樞接器1 2 〇之輸出 控制益2 4 1中的圖形加速器3 1 1 、記憶體控制器3 1 2、以及圖框缓衝器3 1 3均可省除。換言之,輸出控制 器24 1可完全省除。 另外’在傻瓜終端機上亦可另加一解碼器,用以將較C: \ Program Files \ Patent \ P0S0003002. Ptd No. 1 〇 ^ " " " " "-I / 5 2 V. Description of the invention (3) ------- The buffer is 3 1 3 ^ into content 6 6 buffer. Another embodiment is to notify the transceiver 2 4 3 to transmit only the part that needs to be updated when the output controller 2 4 1 finishes processing the drawing instruction. If the transmission speed of transceiver 2 4 3 and transceiver 6 1 1 is fast enough (greater than or equal to the scanning frequency of the monitor, such as for G1 gab 1 \ Ethernet), the frame buffer 6 and 3 can be saved. Go to 'and the output lean controller 6 1 4 directly converts the data of the receiving buffer 5 1 2 into the analog data required by the monitor. In a modified embodiment of one of the above b examples, the graphics accelerator and frame buffer in the output controller can be omitted, and a graphics accelerator is added to the fool terminal as shown in FIG. 7. In this modified embodiment, all components except the graphics accelerator 7 1 6 are the same as those shown in FIG. 6. The graphics accelerator 7 1 6 is used to process the drawing instructions transmitted through the transceiver 611, and is processed by & The memory controller 6 1 2 writes the result to the frame buffer 6 1 3. Because a fool terminal with a graphics accelerator can directly process drawing instructions, the terminal stand-alone device's data processing unit 2 1 0 can perform the final stand-alone simulation of the machine, which can be simplified as the origin of the temple server. The circular instructions are converted into drawing instructions that can be processed by the fool terminal, and then directly transmitted to the fool terminal including the graphics accelerator through the data transceiver unit 240, and these instructions are processed directly by the fool terminal. Therefore, the graphics accelerator 3 1 1, the memory controller 3 1 2 and the frame buffer 3 1 3 in the output control benefit 2 4 1 of the terminal pivot 1 2 0 can be omitted. In other words, the output controller 241 can be completely eliminated. In addition, a decoder can also be added on the fool terminal to compare
C:\ProgramFiles\Patent\P0S0003002.ptd 第 11 頁 421752 五、發明說明(9) 高階之繪圖 令,並協助 由以上 之複數個無 發明之終端 結,並分享 體,以充爹 常處於閒置 又由於 終端機1 3 專用之輸出 之通訊介面 複雜度而降 再者, 因而省下額 器和多個習 該等傻瓜終 此外, 軟體或軔體 業。 指令轉 控制一 說明, 中央處 機樞接 該一終 發揮其 狀態, 終端"機 0皆提 資料發 完全不 低成本 —終端 外配置 用終端 端機並 本發明 ,故能 換為圖 些較簡 熟習本 理單元 器1 2 端機拖 功能, 造成資 樞接器 供專用 送通道 會產生 〇 機樞接 網路樞 機共用 不直接 所提供 夠省卻 形加速 易之輸 技藝者 之傻瓜 0與一 接器内 因而能 源之浪 12 0 之資料 與輸入 訊息衝 器7 1 出裝置 當可輕 終端機 終端機 之中央 夠避免 費。 對於與 收發單 資料接 突,並 6能夠處 ,如印表 易瞭解, 1 3 0可 伺服器1 處理單元 其中央處 其連接之 元2 4 0 收通道, 能大幅簡 理之指 機。 依本發明 經由依本 1 0聯 與記憶 理單元麵 每一傻瓜 ,以構成 因而其間 化硬體之 器可直接連接多個傻瓜終端機, 接器(hub)之成本。常見於伺服 一網路所產生之訊息衝突,也因 連到伺服器而有效減少。 之傻瓜終端機無中央處理單元無 昇級成本,並能瞬時完成開機作 傻機之亦 明低用, 發降佔單 本夠體簡 依能機造 因而小構 有進減之 具,謂機 亦寸意端 ,尺亦終 外體寸瓜 點機尺傻 優小踱明 項減機發 各可 d 本 上,減依 以單。.。 備簡點性 具造優靠 除構之可 明之本高 發機成提 本端造並 終製間 瓜殼空C: \ ProgramFiles \ Patent \ P0S0003002.ptd Page 11 421752 V. Description of the invention (9) High-level drawing order, and assisted by the above multiple uninvented terminal knots, and share the body, in order to fill the father's often idle and Due to the complexity of the communication interface dedicated to the output of the terminal 1 3, the amount of equipment and many such fools are saved, and the software or sports industry is also saved. The instruction transfer control indicates that the central processing unit is connected to this one and finally exerts its state. It is completely low-cost for the terminal " machine 0 to send data. The external terminal is equipped with the terminal terminal and the present invention, so it can be changed to a more detailed diagram. Familiar with the basic unit unit 12 terminal drag function, causing the hub to provide a dedicated delivery channel will be generated. The hub is not directly connected to the network and the hub is not provided. In the connector, the data and input information of the wave of energy 12 0. The output device 7 1 can be used as the center of the light terminal to avoid charges. Conflicts with the data of the sender and receiver can be handled. If it is easy to understand the printing, 130 can be the server 1 processing unit at the center of the connection unit 2 400 receiving channel, which can greatly simplify the pointer. According to the present invention, each fool is connected to the memory management unit via the 10-port connection according to the present invention, so that the hardware device can be directly connected to multiple fool terminals, and the cost of the hub. Message conflicts that are common in the server-network are also effectively reduced by connecting to the server. The fool terminal has no central processing unit and no upgrade cost, and can instantly complete the startup as a fool machine. It is also low-cost. In the end of the inch, the ruler also ends up in the outside body. The ruler is a silly gift. The small items can be issued on the machine. .. Simple and simple, with excellent advantages, demonstrable structure, clear capital, high efficiency, high efficiency, high efficiency, and low cost.
C:\Prpgram Files\Patent\P0SOO030O2‘ptd 第 12 頁 421752C: \ Prpgram Files \ Patent \ P0SOO030O2‘ptd page 12 421752
C:\Pr〇gramFiles\Patent\POS0O〇3OO2.ptd 第 13 頁 4 2 1 ? 1 2 0終端機樞接器 1 1 3 4 4 1 2 2 2 2 2 3 圖式簡單說明 圖號簡單說明: 1 1 0伺服器 1 3 0傻瓜終端機 2 1 0資料處理單元 2 1 2晶片組 2 2 0網路控制器 240資料收發單元 2 4 2輸入緩衝器 3 1 1圖形加速器 3 1 3圖框緩衝器 4 1 1中斷產生器 5 1 1傳送缓衝器 5 1 3收發器實體 611收發器 613圖框緩衝器 6 1 5輸入控制器 7 1 6圖形加速器 1中央處理單元 3記憶體 0輸出/輸入匯流排 1輸出控制器 3收發器 2記憶體控制器 4 1 2緩衝器 5 1 2接收緩衝器 6 1 2記憶體控制器 6 1 4輸出資料控制器C: \ Pr〇gramFiles \ Patent \ POS0O〇3OO2.ptd Page 13 4 2 1? 1 2 0 Terminal Pivot Connector 1 1 3 4 4 1 2 2 2 2 2 3 Schematic Illustration Simple Explanation 1 1 0 Server 1 3 0 Dumb Terminal 2 1 0 Data Processing Unit 2 1 2 Chipset 2 2 0 Network Controller 240 Data Transceiving Unit 2 4 2 Input Buffer 3 1 1 Graphics Accelerator 3 1 3 Frame Buffer 4 1 1 interrupt generator 5 1 1 transmit buffer 5 1 3 transceiver entity 611 transceiver 613 frame buffer 6 1 5 input controller 7 1 6 graphics accelerator 1 central processing unit 3 memory 0 output / input Bus 1 Output Controller 3 Transceiver 2 Memory Controller 4 1 2 Buffer 5 1 2 Receive Buffer 6 1 2 Memory Controller 6 1 4 Output Data Controller
第14頁Page 14
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88104326A TW421752B (en) | 1999-03-19 | 1999-03-19 | Terminal pin connector and easy-operation terminal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88104326A TW421752B (en) | 1999-03-19 | 1999-03-19 | Terminal pin connector and easy-operation terminal |
Publications (1)
Publication Number | Publication Date |
---|---|
TW421752B true TW421752B (en) | 2001-02-11 |
Family
ID=21640018
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88104326A TW421752B (en) | 1999-03-19 | 1999-03-19 | Terminal pin connector and easy-operation terminal |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW421752B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI406531B (en) * | 2005-06-10 | 2013-08-21 | Nvidia Corp | Graphics system and multi-user computer system using thereof |
US10026140B2 (en) | 2005-06-10 | 2018-07-17 | Nvidia Corporation | Using a scalable graphics system to enable a general-purpose multi-user computer system |
-
1999
- 1999-03-19 TW TW88104326A patent/TW421752B/en not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI406531B (en) * | 2005-06-10 | 2013-08-21 | Nvidia Corp | Graphics system and multi-user computer system using thereof |
US8893016B2 (en) | 2005-06-10 | 2014-11-18 | Nvidia Corporation | Using a graphics system to enable a multi-user computer system |
US10026140B2 (en) | 2005-06-10 | 2018-07-17 | Nvidia Corporation | Using a scalable graphics system to enable a general-purpose multi-user computer system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102164072B (en) | For audio/video streaming marking equipment in device layout | |
CN102467473B (en) | Method and device for transmitting data between user space and kernel | |
JP2012163994A (en) | Software management system, software management device, control method, and program | |
CN101997900A (en) | Cross-terminal copying and pasting system, device and method | |
US6337746B1 (en) | Interface card for coupling a computer to an external device | |
TW421752B (en) | Terminal pin connector and easy-operation terminal | |
CN113138759A (en) | Device suitable for multi-country express delivery bill is printed | |
TWI235921B (en) | System and method for effectively performing physical direct memory access operations | |
CN114064369A (en) | Driving device, system and method for testing display module | |
WO2022100148A1 (en) | Backplane communication device and control method therefor, and storage medium | |
CN106909331B (en) | BMS parameter extension and display system | |
CN103885813A (en) | Packet capturing method in virtual machine environment | |
CN102694717A (en) | Method, device and system for transmitting messages on PCIE bus | |
CN101410788A (en) | Method and system for printing full images using device | |
CN114020665B (en) | Information transmission method, device and transmission system | |
CN217718546U (en) | Intelligent interactive flat plate | |
CN115242816B (en) | FC device-based data distribution method, device, equipment and storage medium | |
CN116684506B (en) | Data processing method, system, electronic device and computer readable storage medium | |
CN110750316A (en) | Method for processing internal task or input event and application program architecture system | |
JP2004246571A (en) | Information processor | |
CN113760232A (en) | Integrated design method for equipment software and simulation software architecture | |
JPH11249861A (en) | Printing device | |
CN112925733A (en) | PCIE (peripheral component interface express) -based data acquisition and transmission system and method | |
CN114979215A (en) | SOA-based central control and inter-instrument information transmission method and system and vehicle | |
JP2002271537A (en) | Imaging apparatus and imaging system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |