TW419636B - Computer device with security functions - Google Patents

Computer device with security functions Download PDF

Info

Publication number
TW419636B
TW419636B TW88101208A TW88101208A TW419636B TW 419636 B TW419636 B TW 419636B TW 88101208 A TW88101208 A TW 88101208A TW 88101208 A TW88101208 A TW 88101208A TW 419636 B TW419636 B TW 419636B
Authority
TW
Taiwan
Prior art keywords
comparison
identification code
output
patent application
enabling
Prior art date
Application number
TW88101208A
Other languages
Chinese (zh)
Inventor
Yu-Ming Jeng
Original Assignee
Mitac Int Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitac Int Corp filed Critical Mitac Int Corp
Priority to TW88101208A priority Critical patent/TW419636B/en
Application granted granted Critical
Publication of TW419636B publication Critical patent/TW419636B/en

Links

Abstract

The present invention is a computer device with security functions that must be used together with a security device applied as a hardware key so as to accomplish the purpose of safe security without having to use any password again when the computer device is turned on for normal operation.

Description

4 1 9 63 6 -五、發明說明(1) 配 本發明係有-種具有保密功能之電腦裝置,其必須搭 個保密裝置一起使用,才會正常地運作。 在軍用電腦之應用中,尤其在戰場上使用時,為了避 免情急時忘了密碼’或是時效上之關係、,故而不宜使用密 碼。但是為了完全、保密之起見,又必須有一套安全機 制,以達到保密之目的。 為了達到此-目的,本發明提出—種具有保密功能之 電腦裝置,其將一保密裝置作為—種硬體密鑰(hardware key),只要使用此-保密裝置’即可以正常地使用電腦裝 置’而無須再使用Μ。另彳’在情況特殊,也來不及破 壞電腦裝置時’只須將保密裝置從電腦裝置上取走或加以 破壞’那麼即使電腦裝置落入敵軍手中, 法正常運作(例如LCD顯示裝置無法顯示)則 料也不會即時輕易地被敵軍所獲知。 為了達到上述目的’本發明提出之具有保密功能之電 腦裝置’至少包括:一主機系統;一比對致能裝置配置 於上述主機系統之上;以及,一保密裝置,其内部預先設 定有複數組辨識碼,<透過上述主機系統之連接埠而輕接 至上述比對致能裝置。 其中,將上述保密裝置透過上述連接埠而耦接至上述 比對致能裝置時,上述保密裝置輸出上述複數組辨識碼, 以供上述比對致能裝輩比對,若上述所有辨識碼均比對無 誤,則上述比對致能裝置輸出致能信號’而使上述主機系' 統此夠正常運作;當上述保松裝置和上述比較致能穿置乂4 1 9 63 6-V. Description of the invention (1) Configuration The present invention is a computer device with a security function. It must be used with a security device to operate normally. In military computer applications, especially when used on the battlefield, in order to avoid forgetting the password when it is in a hurry or related to timeliness, it is not appropriate to use a password. However, for complete and confidentiality, there must be a security mechanism to achieve the purpose of confidentiality. In order to achieve this, the present invention proposes a computer device with a security function, which uses a security device as a kind of hardware key. As long as the security device is used, the computer device can be used normally. There is no need to use M. In addition, 'Under special circumstances, there is no time to destroy the computer device', 'Just take the security device from the computer device or destroy it'. Then even if the computer device falls into the hands of the enemy, the normal operation (for example, the LCD display device cannot display) It is not expected that the enemy will be immediately and easily informed. In order to achieve the above object, the 'computer device with security function proposed by the present invention' includes at least: a host system; a comparison enabling device is disposed on the host system; and, a security device, a plurality of arrays are set in advance in the security device. The identification code, < is lightly connected to the comparison enabling device through the port of the host system. When the security device is coupled to the comparison enabling device through the port, the security device outputs the complex array identification code for comparison by the comparison enabling device. If all the identification codes are If the comparison is correct, the above-mentioned comparison enabling device outputs an enabling signal, so that the above-mentioned host system can operate normally; when the above-mentioned loosening device and the above-mentioned comparison enable are put through 乂

4 1963 6 -., 五'發明說明(2) ------ 離時’則上述主機系統無法正常運作。 圖式之簡單說明: 懂,ί: ί發明之上述目的、特徵、和優點能更明顯易 ,舉較佳實施例,並配合所附圖式,做詳細說明 如下: 第1A圖顯示依據本發明之具有保密功能之電腦裝置; 第1 β圖係顯示電腦裝置印表機列印埠、以及保密裝置 連接埠之接聊信號圖; 第1C圖係顯示本發明透過一比對致能裝置輸出致能信 號S —enable致能控制開關IC3844,以便使得資料 (CPO〜CP17)能夠透過K3844傳送給LCD顯示裝置。 第2 A圖係顯示本發明裝置中,保密裝置之一實施例電 路方塊圖ί 第2Β圖係顯示第2Α圖保密裝置中,每一個辨識碼設定 裝置可能之電路方塊圖; 第3Α圖係顯示本發明裝置中,比對致能裝置之一實施 例電路方塊圖; 第3Β圖係顯示第3 Α圖比對致能裝置中,每一個對應碼 設定裝置可能之電路方塊圖;以及 第3C圖係顯示第3A圖比對致能裝置中,每一個比對裝 置可能之電路方塊圖。 符號說明: 1〜電腦裝置;10〜主機裝置;12~比對致能裝置;14〜 保密裝置;16〜印表機列印埠;18〜連接埠(公座);19〜連4 1963 6-., V. Description of the invention (2) ------ When off, the above host system cannot operate normally. Brief description of the drawings: Understand: ί: ί The above-mentioned objects, features, and advantages of the invention can be made more obvious and easier. The preferred embodiment will be described in detail with the accompanying drawings as follows: Figure 1A shows the invention according to the present invention. The computer device with security function; Figure 1 β shows the communication signal diagram of the printer port of the computer device and the port of the security device; Figure 1C shows the output of the present invention through a comparison enabling device The enable signal S —enable enables the control switch IC3844 so that the data (CPO ~ CP17) can be transmitted to the LCD display device through the K3844. FIG. 2A is a circuit block diagram showing an embodiment of the security device in the device of the present invention. FIG. 2B is a circuit block diagram of each identification code setting device in the security device of FIG. 2A; FIG. 3A is a display In the device of the present invention, a circuit block diagram of an embodiment of the comparison enabling device; FIG. 3B shows a possible circuit block diagram of each corresponding code setting device in the comparison enabling device of FIG. 3A; and FIG. 3C FIG. 3A is a block diagram showing a possible circuit of each comparison device in FIG. 3A. Explanation of symbols: 1 ~ Computer device; 10 ~ Host device; 12 ~ Comparison enabling device; 14 ~ Secure device; 16 ~ Printer print port; 18 ~ Port (male); 19 ~ Connect

4 1 9 63 6 j iff 五、發明說明(3) '一·''--- ,蟑(母座):Τΐ、Τ4、ρ卜ρ4〜邏輯輸出選擇器; 〇a_H〇e〜緩衝裝置;140卜計數器;Vcc〜電源; 125-1 28〜比對裂置;12a_12d〜對應碼設定裝置; ΥΓΓιΓ出致Λ信號;E1-E4〜比對信號;trox-tr3x〜辨識 =位兀輸出邏輯值;S0X_S3X〜對應元 X — 4〜互斥邏輯運算裝置;i及開;:上值型正 實施例: 番1 ,參/第2 A、丨B圖依據本發明具有保密功能之電腦裝 置1 (例如為筆記型電腦),至少包括·一主機系統ι〇,一 比對致能裝置12 ’配置於上述主機系統1〇之上;以及一 保密裝置14 ’纟内部預先設定有複數組辨識碼可透過上 述主機系統之連接埠16而耦接至上述比對致能裝置12。在 此實施例中,上述連接埠丨6為印表機列印埠,一般為母 座,其各接腳(1~25)所代表之信號如第1β圖所示。而本發 明之保密裝置主要是利用列印埠第丨8~23接腳,並將 名為TR0〜TR5。 、 上述保密裝置12透過上述列印埠16而耦接至上述比對 致能裝置12時’上述保密裝置14輸出上述複數组辨識碼, 以供上述比對致能裝置1 2和其内建之對應碼進行比對,若 上述所有辨識碼均比對無誤,則上述比對致能裝置12輸出 一致能信號S —enable,而使上述主機系統1〇能夠正常運 作’當上述保密裝置14和上述比較致能裝置12分離時,則 上述主機系統10無法正常運作。例如第ic圖所示,當上述4 1 9 63 6 j iff V. Description of the invention (3) '一 ·' '---, cockroach (female): Τΐ, Τ4, ρρρ ~~ logical output selector; 〇a_H〇e ~ buffer device; 140 counter; Vcc ~ power supply; 125-1 28 ~ comparison split; 12a_12d ~ corresponding code setting device; ΥΓΓιΓ generates Λ signal; E1-E4 ~ comparison signal; trox-tr3x ~ identification = bit Wu output logic value S0X_S3X ~ Corresponding element X — 4 ~ Mutually exclusive logic operation device; i and ON ;: Positive type upper example: Fan 1, see / 2A, 丨 B Computer device with security function according to the present invention 1 ( For example, a notebook computer) includes at least a host system ι0, a comparison enabling device 12 'configured on the host system 10, and a security device 14'. It is coupled to the comparison enabling device 12 through the port 16 of the host system. In this embodiment, the above-mentioned connection port 6 is a printer printing port, which is generally a female socket. The signals represented by the pins (1 to 25) are shown in Figure 1β. The security device of the present invention mainly uses pins 8 ~ 23 of the print port and will be named TR0 ~ TR5. When the security device 12 is coupled to the comparison enabling device 12 through the printing port 16, the security device 14 outputs the complex array identification code for the comparison enabling device 12 and its built-in The corresponding codes are compared. If all the identification codes are compared correctly, the comparison enabling device 12 outputs a consistent energy signal S_enable, so that the host system 10 can operate normally. When the security device 14 and the above When the comparison enabling device 12 is separated, the host system 10 cannot operate normally. For example, as shown in Figure ic, when the above

4 1 963 6 五、發明說明(4) ---- 比對致能裝置1 2輸出致能信號S — enab 1 e時,LCD顯示資料 (CP 0〜CP 17)才能夠透過IC3844傳送給LCD顯示裝置。 上述保密裝置12内建之辨識碼和上述比對致能裝置内 建之對應碼’係在上述電腦裝置出廠前即建置完成,所以 一是將上述保密裝置14抽離上述電腦裝置,或是使用其他 保密裝置,均無法讓上述電腦系統正常運作’因此而違到 保密之需求。 另外,由第1B圖可知,上述保密裝置有另外一個連接 埠19 (母座),如此印表機亦可以透過連接埠“而和電腦 系統連線;其中,上述保密裝置連接埠18、19之腳位如第 1 B圖所示。 下文將說明上述比對致能裝置12、以及保密裝置14之 構成電路和動作原理。 保密裝置 參照第2A圖’上述保密裝置“包括:複數组辨識碼設 :…置’以及’-輸出控制裝置14〇,用以將上述辨識碼 ^疋裝置所設定之每一組辨識碼依序輸出。為說明方便起 ,本實施例採用4組辨識碼設定裝置(#1〜#4)。 在此實施例中,每一辨識碼設定裝置(#1〜#4)所輸 之辨識碼包含N個位元信號,為說明簡便起見僅考慮 ?R固之情-形’亦即每—個辨識碼代表- 1 6進位之數值。第 顯不每一個上述辨識碼設定裝置#可之 路實施情形。 第2 B圖中,刀別選擇將τ丨〜τ 4之兩端點加以連接或開4 1 963 6 V. Description of the invention (4) ---- When the enabling device 1 2 outputs the enabling signal S — enab 1 e, the LCD display data (CP 0 ~ CP 17) can be transmitted to the LCD through IC3844. Display device. The identification code built in the security device 12 and the corresponding code built in the comparison enabling device are built before the computer device is shipped from the factory. Therefore, the security device 14 is removed from the computer device, or The use of other security devices will not allow the above computer systems to function properly 'and therefore violates the need for security. In addition, it can be seen from FIG. 1B that the security device has another port 19 (female), so that the printer can also be connected to the computer system through the port “; among the security device ports 18 and 19, The pin positions are shown in Figure 1B. The following will describe the constituent circuits and operating principles of the comparison enabling device 12 and the security device 14. The security device refers to FIG. 2A, the above-mentioned security device includes a complex array identification code setting. : ... 'and' -output control device 14o, for sequentially outputting each set of identification codes set by the identification code ^ 疋 device. For the convenience of explanation, this embodiment uses four sets of identification code setting devices (# 1 ~ # 4). In this embodiment, the identification code input by each identification code setting device (# 1 ~ # 4) includes N bit signals, and for the sake of simplicity of explanation, only the? Each identification code represents a value of 1 to 6 digits. The display of each of the above-mentioned identification code setting devices # is possible. In Figure 2B, the knife chooses to connect or open both ends of τ 丨 ~ τ 4

4 1 963 6 -五、發明說明(5) 路,即決定每一個辨識碼設定裝置 〜 疋信號TR0XJR3X (其中,χ — 一 =、所輸出位 =例如,將辨識瑪設定裝置#1中之η、Τ2連接,τ3、Η 2 ’則辨識碼設定裝諸輸出之之4個位元信號 ,〜TR3A為。011 (辨識碼即為3h)。依此設 :二例如將保密裝置14中,辨識碼設定裝置⑷所 輸出之辨識碼設定為3h、5h、7h、9h 號Vcc係透過列印槔第2] t ^ m ^ 1〇 P埤第U接腳(TR5)而輸出至辨識碼設定裝 置 ° 裝置照=、’上述輸出控制裝置140包括:4個缓衝 =置(14〇a〜140(1),分別接收上述4組辨識碼設定裝置 〜#4)所輸出之辨識碼;一順序控制裝置140f ’依序 個緩衝裝置-個接一個致能,而使上述4個緩衝裝 置月匕夠將所接收之辨識碼一個接—個加以輸出。每個辨識 碼再經由一輸出緩衝裝置14〇e輸出,並透過列 ,職號端,而輸出至上述比對致能裝置接 12° 在此實施例中,上述緩衝裝置140a〜140e均為IC244 ’ 其G輸入端必須經邏輯"〇"信號致能後,1(:244才會輸出 料。又,上述順序控制裝置Η〇ί為由兩個〇型正反器串 而成之計數器’在第1時脈週期CKlBf,計數㈣、Q 出分別為〇、〇,而使緩衝裝置140a輪出tr〇a tr3a ; ^ 衝裝置HOb輸出TR0B〜TR3B ;在第3時脈週期CK3時,計^4 1 963 6-V. Description of the invention (5) way, that is to determine each identification code setting device ~ 疋 signal TR0XJR3X (where χ — one =, output bit = for example, will identify η in the identification setting device # 1 , T2 connection, τ3, Η 2 ', the identification code is set to output the 4 bit signals, ~ TR3A is .011 (identification code is 3h). According to this setting: Second, for example, the security device 14 is identified. The identification code output by the code setting device is set to 3h, 5h, 7h, and 9h. Vcc is output to the identification code setting device by printing 槔 2] t ^ m ^ 1〇P pin U (TR5). ° Device photo =, 'The above-mentioned output control device 140 includes: 4 buffers = set (14〇a ~ 140 (1), which respectively receive the identification codes output by the above 4 sets of identification code setting devices ~ # 4); a sequence The control device 140f 'enables one buffer device in order, one by one, so that the above four buffer devices can output the received identification codes one by one. Each identification code is then passed through an output buffer device 14 〇e output, and through the column, job number end, and output to the above-mentioned comparison enabling device connected 12 ° in this implementation In the example, the buffer devices 140a to 140e are all IC244 '. The G input terminal must be enabled by a logic "〇" signal before 1 (: 244 will output the material. In addition, the above sequence control device Η〇ί is used as a reason. A counter formed by two 0-type flip-flops' counts ㈣ and Q at the first clock cycle CK1Bf, respectively, so that the buffering device 140a turns out tr0a tr3a; ^ The punching device HOb outputs TR0B ~ TR3B; at the third clock cycle CK3, count ^

第8頁 時脈週期CK2# ’計數器Qq、Qi之輪出分別為〇、】 第2 五、發明說明(6) 器Q〇、Qi之輸出分別為1、0,而使緩衝裝置140c輸出 TR0C〜TR3C ·’在第4時脈週期CK4時,計數器q〇、之輸出分 別為1、1 ’而使緩衝裝置14〇d輸出TROD〜TR3D。其中,上 述時脈信號CK係透過列印埠第22接腳(TR4)輸出至上述計 時器140f。 最後,每個辨識碼(4個位元信號)經輸出緩衝裝置 140e輸出’透過列印埠16之接腳18〜21之TR〇〜TR3信號端, 而輸出至上述比對致能裝置12。 比對致能裝置 參照第3A圖,上述比對致能裝置12包括:4組對應碼 設定裝置(12a〜1 2d),用以設定4組對應碼;以及,4組比 對裝置125~128,將上述辨識碼和上述對應碼依序進行一 對一的比對,若所有上述辨識碼和上述對應碼比對均無 誤’則輸出上述致能信號s_enable。 在此實施例中,每一對應碼設定裝置(12a〜12d)所 輸出之對應碼包含4個位元信號,亦即每一個對應碼代表 進位之數值。第3B圖顯示每一個上述對應碼設定裝置 (12a〜12d)可能之電路實施情形。 第3B圖中,分別選擇將ρι〜ρ4之兩端點加以連接或開 路,即決定每—個對應碼設定裝置(12a〜12d)其所輸出 位元信號S〇X〜S3X (其中,χ = A、β、c、或D)之邏輯 值例如將對應碼設定裝置12a中之P1、P2開路,P3' =連接,則辨識碼設定装置12a輸出之之4個位元信號 3八為1100 (辨識碼即為Ch)。依此設定方法在出廠Clock cycle CK2 # on page 8 'The counters Qq and Qi's rotations are 0, respectively.] Chapter 2 Fifth, description of the invention (6) The outputs of the devices Q0 and Qi are 1, 0, and the buffer device 140c outputs TR0C. ~ TR3C · 'At the fourth clock cycle CK4, the outputs of the counters q0 and 1, respectively', cause the buffer device 14od to output TROD to TR3D. Among them, the above-mentioned clock signal CK is output to the above-mentioned timer 140f through the 22nd pin (TR4) of the print port. Finally, each identification code (4 bit signals) is output 'through the output buffer device 140e through the TR0 ~ TR3 signal terminals of the pins 18 ~ 21 of the print port 16, and is output to the above-mentioned comparison enabling device 12. Referring to FIG. 3A for the comparison enabling device, the above comparison enabling device 12 includes: 4 sets of corresponding code setting devices (12a to 12d) for setting 4 sets of corresponding codes; and 4 sets of comparison devices 125 to 128 , Sequentially comparing the identification code and the corresponding code in a one-to-one manner, and if all the identification codes and the corresponding code are compared correctly, the enable signal s_enable is output. In this embodiment, the corresponding code output by each corresponding code setting device (12a ~ 12d) includes 4 bit signals, that is, each corresponding code represents the value of the carry. Fig. 3B shows a possible circuit implementation of each of the corresponding code setting devices (12a to 12d). In FIG. 3B, the two ends of ρ ~ ρ4 are selected to be connected or open, respectively, that is, the bit signals S0X ~ S3X (where χ = A, β, c, or D) logical value, for example, open P1, P2 in the corresponding code setting device 12a, P3 '= connected, then the four bit signals 38 output by the identification code setting device 12a are 1100 ( The identification code is Ch). Follow this setting method at the factory

五、發明說明(7) 前’例如將tb對致能裝置丨2中,對應碼設定裝置丨2a〜 12d所輸出之對應碼設定為Ch、Ah、8h、6h (在此實施例 係將其設定為辨識碼成互補之數值’亦可將辨識碼和對應 碼設定為相同)。 參照第3C圖’其顯示每一個比對裝置(125〜128)可能 之電路實作情形。第3C圖中,每一個比對裝置(125〜128) 包括·4個互斥運算裝置,一端麵接tro〜TR3 信號端’另一端耦接對應碼輸出裝置(12a〜12d)之輸出 (S0X~S3X ; X = A、B、C、或D);以及,一及閘(and gate) 130X,其輸入端耦接上述4個互斥運算裝置 (X0R1〜X0R4)之輸出,其輸出柄接一 d型正反器ΐ32χ其 中,X = A ' B、C、或D。每個正反器(132A〜132D)之輸出 分別為~ E4 ’又Ei ~ Ea分別輕接至上述及閘1 3 〇 b〜1 3 0 D之輸 入端。 當於第1時脈週期CK1時,上述保密裝置η透過 TRO〜TR3 #號端輸出辨識碼3h之位元信號TROA〜TR3A至上述 比對致能裝置12,上述比對裝置125中之4個互斥運算裝置 (X0R1〜X0R4)將TROA〜TR3A (辨識碼3h)與SOA〜S3A (對應碼V. Description of the invention (7) Before 'for example, the corresponding code output device 2a to 12d in tb pair enabling device 丨 2 is set to Ch, Ah, 8h, 6h (in this embodiment, it is Set the identification code to a complementary value '. You can also set the identification code and the corresponding code to be the same). Referring to Fig. 3C ', it shows the possible circuit implementation of each comparison device (125 ~ 128). In Figure 3C, each comparison device (125 ~ 128) includes 4 mutually exclusive computing devices, one end of which is connected to the signal terminal tro ~ TR3, and the other end is coupled to the output of the corresponding code output device (12a ~ 12d) (S0X ~ S3X; X = A, B, C, or D); and an AND gate 130X, whose input is coupled to the outputs of the four mutually exclusive computing devices (X0R1 ~ X0R4), and its output is connected to A d-type flip-flop ΐ32χ, where X = A 'B, C, or D. The output of each flip-flop (132A ~ 132D) is ~ E4 ′ and Ei ~ Ea are lightly connected to the input terminals of the above and gates 1 3 0 b ~ 1 3 0 D, respectively. When at the first clock cycle CK1, the security device η outputs the bit signal TROA ~ TR3A of the identification code 3h through the terminal TRO ~ TR3 # to the comparison enabling device 12 and 4 of the comparison devices 125. The mutually exclusive computing device (X0R1 ~ X0R4) combines TROA ~ TR3A (identification code 3h) and SOA ~ S3A (corresponding code

Ch)進行互斥運算’使得及閘130A之輸出信號為邏輯"1”, 所以在第一時脈週期CK1,D型正反器132人之輸出信號E丨由 邏輯"0"變成"1"。因此,藉由信號Ei將比對裝置126中^ 閘130B加以致能。 當於第2時脈週期CK2時’上述保密裝置丨4透過 TR0〜TR3信號端輸出辨識碼5h之位元信號TR〇B〜TR3B至上述Ch) Perform a mutually exclusive operation so that the output signal of AND gate 130A is logic "1", so in the first clock cycle CK1, the output signal E of 132 D-type flip-flops E 丨 changes from logic "quot" to "quot" 1 ". Therefore, the gate 130B of the comparison device 126 is enabled by the signal Ei. When the second clock cycle CK2, the above-mentioned security device 4 outputs the identification code 5h through the TR0 ~ TR3 signal terminals. Meta signals TR〇B ~ TR3B to the above

4 彳 9 63 G 五、發明說明(8) --- 比對致能裝置12,上述比對裝置126中之4個互斥運算 (XOR卜X0R4)將TROB〜TR3B (辨識碼51〇與$(^〜S3B (對應碼4 彳 9 63 G V. Description of the invention (8) --- The comparison enabling device 12, the four mutually exclusive operations (XOR, X0R4) in the above comparison device 126 will convert TROB to TR3B (identification codes 51 and $ (^ ~ S3B (corresponding code

Ah)進行互斥運算,使得及開13〇B之輸出信號為邏輯"丨::’ 所以在第2時脈週期CK2 ’ D型正反器1328之輸出作 邏輯。因此,藉由信號E2將比對裝置127中及^3(jc加 以致能。 當於第3時脈週期CK3時,上述保密裝置14透過 TRO〜TR3信號端輸出辨識碼7h之位元信至上述 比對致能裝置12,上述比對裝置127中之4個互斥運算裝置 (XOR卜X0R4)將TROC〜TR3C (辨識碼7h)與S0C〜S3C (對應碼 8h)進行互斥運算,使得及閘i3〇c之輸出信號為邏輯"1", 所?在第3時脈週期CK3,D型正反器i32c之輸出信號&為 邏輯1 。因此,藉由信號Eg將比對裝置128中及閘130D加 以致能。 當於第4時脈週期CK4時,上述保密裝置14透過 TR0-TR3信號端輸出辨識碼此之位元信號trod〜TR3d至上述 比對致能裝置12,上述比對裝置128中之4個互斥運算裝置 (X0R卜X0R4)將TR0D〜TR3D (辨識碼9h)與S0D~S3D(對應碼 6h )進行互斥運算,使得及閘丨3 〇D之輸出信號為邏輯,,丨,,, 所=在第3時脈週期CK3 ’ D型正反器132D之輸出信號E4為 邏輯"1" °所以信號E4經反向即得到致能信號s_enable ; 因此’ LCD顯示資料(cp〇~cP17)才能夠透過IC3844傳送给 LCD顯示裝置’則電腦裝置1才能夠正常運作。 由上述可知’上述比對致能裝置1 2係依序比對辨識碼Ah) perform a mutually exclusive operation so that the output signal of the 13KB is logic " 丨 :: ' Therefore, the output of the D-type flip-flop 1328 is used as logic during the second clock cycle CK2. Therefore, the comparison device 127 and ^ 3 (jc are enabled by the signal E2. When in the third clock cycle CK3, the security device 14 outputs the bit message of the identification code 7h to the signal terminal TRO ~ TR3 to The above-mentioned comparison enabling device 12 and the four mutually exclusive operation devices (XOR and X0R4) in the above-mentioned comparison device 127 perform a mutually exclusive operation between TROC ~ TR3C (identification code 7h) and S0C ~ S3C (corresponding code 8h) so that The output signal of AND gate i3〇c is logic "1", so in the third clock cycle CK3, the output signal of D-type flip-flop i32c is logic 1. Therefore, the device will be compared by the signal Eg 128 and gate 130D are enabled. When the fourth clock cycle CK4, the security device 14 outputs the identification signal trod ~ TR3d through the TR0-TR3 signal terminal to the above comparison enabling device 12, The four mutually exclusive computing devices (X0R and X0R4) in the comparison device 128 perform a mutually exclusive operation between TR0D ~ TR3D (identification code 9h) and S0D ~ S3D (corresponding code 6h), so that the output signal of the gate 3 〇D Is logic, 丨 ,,, so = the output signal E4 of the D-type flip-flop 132D in the third clock cycle CK3 'is logic " 1 " ° The signal E4 is inverted to obtain the enable signal s_enable; therefore, 'the LCD display data (cp0 ~ cP17) can be transmitted to the LCD display device through IC3844', then the computer device 1 can operate normally. From the above, it can be known that 'the above comparison Enabling device 1 2 serially compare identification codes

4 1 y 63 6 五、發明說明(9) 位元信號TROA〜TR3A、TROB〜TR3B、TR0C〜TR3C、 TROD TR 3D,在比對之過程中’在先前之辨識碼比對無誤 之後’才會再比對下一個辨識碼,所以比對過程中一有比 對不合之情形發生,則致能信號s—enabu再也不可能被產 生。 由於’唯有當所有比對均正確時才會輸出上述致能信 號S 一enable,所以若是將上述保密裝置14取走則,上述電 腦裝置之LCD也無法顯示。另外’以本實施例而言,可以 設定之辨識碼尚達216 (可實際需要再擴充至大於16位元之 情形)’而且在缺少電路圖輔助之狀下,不會輕易地被破 解,所以能提供有效之資料保密。 雖然本發明已以較佳實施例揭露如上,然其並非用以 限疋·本發明’任何熟悉本項技藝者,在不脫離本發明之精 神和範圍内,當可做些許之更動和潤飾,因此本發明之保 護範圍當視後附之申請專利範圍所界定者為準。4 1 y 63 6 V. Description of the invention (9) The bit signals TROA ~ TR3A, TROB ~ TR3B, TR0C ~ TR3C, and TROD TR 3D will only be 'after the previous identification code is compared correctly' during the comparison. The next identification code is compared again, so if there is a mismatch in the comparison process, the enable signal s_enabu can no longer be generated. Since the above-mentioned enable signal S_enable is output only when all comparisons are correct, if the security device 14 is removed, the LCD of the computer device cannot be displayed. In addition, 'in the case of this embodiment, the identification code that can be set is still up to 216 (can be expanded to more than 16 bits)' and it will not be easily cracked in the absence of circuit diagram assistance, so it can Provide effective information confidentiality. Although the present invention has been disclosed as above with preferred embodiments, it is not intended to limit the present invention. Anyone familiar with the art can make some modifications and retouching without departing from the spirit and scope of the present invention. Therefore, the protection scope of the present invention shall be determined by the scope of the appended patent application.

第12頁Page 12

Claims (1)

4 19 63 6」、' 六、申請專利範圍 1. 一種具有保密功能之電腦裝置,至少包括: 一主機系統; 一比對致能裝置,配置於上述主機系統之上;以及 一保密裝置’其内部預先設定有複數組辨識碼,可透 過上述主機系統之連接缚而耗接至上述比對致能裝置; 其中’將上述保密裝置透過上述連接埠而麵接至上述 比對致能裝置時’上述保密裝置輸出上述複數組辨識碼, 以供上述比對致能裝置比對,若上述所有辨識碼均比對無 誤’則上述比對致能裝置輸出致能信號,而使上述主機系 統能夠正常運作;當上述保密裝置和上述比較致能裝置分 離時’則上述主機系統無法正常運作。 2.如申請利範圍第1項所述之電腦裝置,其中,上述 保密裝置包括: 複數組辨識碼設定裝置;以及 一輸出控制裝置,用以將上述辨識碼設定裝置所設定 之每一組辨識碼依序輸出。 、3,如申請專利範圍第2項所述之電腦裝置,其中’上 ,每一辨識碼設定裝置所輪出之辨識碼包含N個位元信 $ ’將上述辨識碼設定裝置中輸出上述N位元之N條信號線 接至—電源或是接地,而決定其所輸出位元信號之 邏輯值。 4.如申請專利範圍第2 述之電腦裝置,其中’上 返輸出控制裝置包括: 複數緩衝裝置’接收上述複數辨識碼設定裝置所輪出4 19 63 6 ", 'VI. Patent application scope 1. A computer device with a security function at least includes: a host system; a comparison enabling device configured on the host system; and a security device' its A complex array identification code is set in advance, which can be consumed to the comparison enabling device through the connection of the host system; where 'when the security device is connected to the comparison enabling device through the above port' The security device outputs the complex array identification code for comparison by the comparison enabling device. If all the identification codes are correct, the comparison enabling device outputs an enabling signal, so that the host system can function normally. Operation; when the security device and the comparison enabling device are separated, the host system cannot operate normally. 2. The computer device according to item 1 of the application scope, wherein the security device includes: a complex array identification code setting device; and an output control device for identifying each group of identifications set by the identification code setting device. The codes are output in order. 3, according to the computer device described in item 2 of the scope of patent application, wherein "on, the identification code rotated by each identification code setting device contains N bit letters $", the above N is outputted in the identification code setting device The N signal lines of the bit are connected to-power or ground, and determine the logical value of the bit signal it outputs. 4. The computer device as described in the second scope of the patent application, wherein the 'upward output control device includes: a plurality of buffer devices' which are rotated by the plurality of identification code setting devices. 六、申請專利範圍 之辨識碼; —順序控制裝置,依序將上述複數緩衝裝置一個接 個=能’而使上述複數緩衝裝置能夠將所接收之 個接一個加以輸出。 其中 其中 上 5 ‘如申請專利範圍第4項所述之電腦裝置 述順序控制裝置為一計數器。 上 6. 如申請專利範圍第1項所述之電腦裝置 述比對致能裝置包括: 複數組對應碼設定裝置,用以設定複數组對應碼;以 及 〜Ϊ數组比對1置,將上述辨識碼和上述對應瑪依序進 Z二二比對,若所有上述辨識碼和上述對應碼比對均 無誤’則輸出上述致能信號。 7. 如申請專利範圍第6項所述之電腦裝置,其中,上 組辨識碼和每一組上述對應碼均包含N位元信號; 上述每一個比對裝置包括,N個互斥運算裝置;以及一及 入端麵接上述請互斥運算裝置之輸出,當上述 ::::亡述對應碼兩者之Ν位元信號比對無誤,則上述Ν \運异裝置均輸出邏輯’而使上述及閘輸出邏輯 對致:Λ有比:裝置中之閘極均輪出邏輯τ時,上述比 對致此裝置則輸出上述致能信號。 8. 如申請專利範圍第1項所述之電腦裝置,直中, =密裝置係透過上述主機系統之印表機” 上述比對致能裝置。 设主6. Identification code for patent application scope;-Sequence control device, which sequentially puts the above-mentioned plural buffer devices one after another = enable 'so that the above-mentioned plural buffer devices can output the received ones one by one. Among them, the above 5 ‘the computer device described in item 4 of the scope of patent application, said sequence control device is a counter. The above 6. The computer device comparison enabling device described in item 1 of the scope of patent application includes: a complex array corresponding code setting device for setting a complex array corresponding code; and ~ Ϊ array comparison 1 sets the above The identification code and the corresponding correspondence are sequentially compared in a Z-to-two comparison. If all the identification codes and the corresponding correspondence are correct, the enabling signal is output. 7. The computer device according to item 6 of the scope of patent application, wherein the above-mentioned identification code and each of the above-mentioned corresponding codes include N-bit signals; each of the above-mentioned comparison devices includes N mutually exclusive arithmetic devices; And the input end is connected to the output of the above mutually exclusive computing device. When the N bit signals of the above :::: descriptive corresponding codes are compared correctly, the above N \ undifferentiated devices all output logic ', so that The above-mentioned AND output logic matches: Λ has a ratio: When the gates in the device all turn out logic τ, the above comparison causes this device to output the above-mentioned enable signal. 8. As for the computer device described in item 1 of the scope of patent application, straight, == dense device is the printer through the above host system "The above comparison enabling device. 第14頁 4 1 963 6 六、申請專利範圍 9.如申請專利範圍第1項所述之電腦裝置,更包括一 顯示開關裝置,其耦接上述主機系統輸出之顯示資料,當 上述顯示開關裝置接收上述比對致能裝置所輪出之致能信 號後,才會將其所接收之顯示資料予以輸出。Page 14 4 1 963 6 VI. Patent application scope 9. The computer device described in item 1 of the patent application scope further includes a display switch device, which is coupled to the display data output by the above host system. When the above display switch device Only after receiving the enabling signal rotated by the above-mentioned comparison enabling device, the display data received by it will be output. 第15頁Page 15
TW88101208A 1999-01-27 1999-01-27 Computer device with security functions TW419636B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW88101208A TW419636B (en) 1999-01-27 1999-01-27 Computer device with security functions

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW88101208A TW419636B (en) 1999-01-27 1999-01-27 Computer device with security functions

Publications (1)

Publication Number Publication Date
TW419636B true TW419636B (en) 2001-01-21

Family

ID=21639530

Family Applications (1)

Application Number Title Priority Date Filing Date
TW88101208A TW419636B (en) 1999-01-27 1999-01-27 Computer device with security functions

Country Status (1)

Country Link
TW (1) TW419636B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8176548B2 (en) 2006-10-27 2012-05-08 Coretronic Corporation Protection system for display apparatus and method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8176548B2 (en) 2006-10-27 2012-05-08 Coretronic Corporation Protection system for display apparatus and method thereof

Similar Documents

Publication Publication Date Title
KR100484330B1 (en) How to Select Register Memory Destinations for Serially Served Data Streams
US7386705B2 (en) Method for allocating processor resources and system for encrypting data
JPH05289770A (en) Method and device for synchronization
US10146727B2 (en) Enhanced virtual GPIO with multi-mode modulation
US10439618B2 (en) By odd integer digital frequency divider circuit and method
JP3384838B2 (en) Interface device
US6018560A (en) Up/down counter
TW419636B (en) Computer device with security functions
CN112865757B (en) Logic function configurable reversible single edge trigger
US20020158663A1 (en) Non-binary digital logic element and circuit design therefor
US5481753A (en) I/O device having identification register and data register where identification register indicates output from the data register to be an identifier or normal data
CN113922949A (en) Password coprocessor based on CLEFIA-SHA3
US11962305B2 (en) Ring oscillator based true random number generator and a method for generating a random number
EP4102355A1 (en) Ring oscillator based true random number generator and a method for generating a random number
JP2984429B2 (en) Semiconductor integrated circuit
JPS62233931A (en) Parallel serial converter
CA1277769C (en) Cellular automaton for generating random data
TWI229294B (en) Hard disk having a confidential security function and method for keeping the information confidential
SU1037233A1 (en) Data input device
CN104239760A (en) Method for implementing computer with configurable security level
SU1444787A1 (en) Device for interfacing data transmission channel with trunk line
JPH04316126A (en) Code converting device
JPH01143435A (en) Data transmission equipment
JPS6282820A (en) Comparator circuit
Ghosh et al. Trinary registers and counters using savart plate and spatial light modulator for optical computation in multivalued logic

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees