TW411508B - Method of forming trench- bottom gate oxide with improved thickness control - Google Patents

Method of forming trench- bottom gate oxide with improved thickness control Download PDF

Info

Publication number
TW411508B
TW411508B TW88106869A TW88106869A TW411508B TW 411508 B TW411508 B TW 411508B TW 88106869 A TW88106869 A TW 88106869A TW 88106869 A TW88106869 A TW 88106869A TW 411508 B TW411508 B TW 411508B
Authority
TW
Taiwan
Prior art keywords
trench
forming
gate
oxide layer
scope
Prior art date
Application number
TW88106869A
Other languages
Chinese (zh)
Inventor
Yi-Ham Tsou
Joseph Wang
Richard Lai
Mao-Song Tseng
Original Assignee
Mosel Vitelic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosel Vitelic Inc filed Critical Mosel Vitelic Inc
Priority to TW88106869A priority Critical patent/TW411508B/en
Application granted granted Critical
Publication of TW411508B publication Critical patent/TW411508B/en

Links

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

This invention is about a method of forming trench- bottom gate oxide with controlled thickness. A photoresist unit is put on the area where the trench-bottom gate oxide will reside. This photoresist unit is used as a mask in the succeeding etching procedure to protect the gate oxide, making the effective control of its thickness possible.

Description

411508411508

本案係有關一種形成溝渠底閘極氧化層之方法,尤指 一種可1制形成於溝渠底部之閘極氧化層厚度的方法。 由^積集度的增加,在傳統製程中欲於溝渠底部形成 一問極氧化層的方法會因製程步驟不當而產生蝕刻步驟不· 易控制與溝渠底部閘極氧化層厚度無法達到要求值等問 題。以下將對傳統製程所造成之問題說明如下。 ,請參閱第一圖(a)至(c),其係為傳統之形成溝渠底閘 極氧化層方法之流程示意圖。如第—圖(a)所示,首先提 供一矽基材1,並於此矽基材丨上形成一墊氧化層1〇1,之 後於墊氧化層1 01上再形成一氮化矽層丨〇 2。然後,藉由微 影和#刻技術移除一部份氮化矽層1 〇 2、墊氧化層丨和矽 基材1以形成一溝渠1 〇 3。其次,如第一圖(b)所示,以化 學氣相沈積(CVD)方式沈積一氧化層1〇4於該溝渠1〇3中。 最後’再以濕式蝕刻方式蝕刻溝渠丨〇 3中之氧化層丨〇4以於 溝渠底部形成如第一圖(c )所示之閘極氧化層1 〇 6。 由上述說明可知,習用之方法係使用傳統化學氣相沈 積方式來沈積該氧化層1 〇 4,但是受限於傳統化學氣相沈 積系統之能限,對於高寬比大於2之溝渠會形成如第一圖 (b)所示整體覆蓋溝渠1〇3之氧化層104,且無可避免的會 於該氧化層1 04中形成隙洞105 (void)。然而,此隙洞105 之形成對於後序的蝕刻步驟將會產不易控制的問題。因為 當蝕刻進行時,一旦蝕刻至隙洞1 〇 5時,會很快地穿過隙 洞1 0 5而進一步的蝕刻至溝渠底部即將形成閘極之區域, 因此彳良難同時控制側向蝕刻速率與正向蝕刻速率而使溝渠This case relates to a method for forming a gate oxide layer at the bottom of a trench, and more particularly to a method that can be used to form the thickness of the gate oxide layer formed at the bottom of the trench. Due to the increase of the accumulation degree, in the traditional process, the method of forming an interlayer oxide layer at the bottom of the trench will cause an etching step due to improper process steps. Easy to control and the gate oxide thickness at the bottom of the trench cannot reach the required value, etc. problem. The problems caused by traditional processes are explained below. Please refer to the first diagrams (a) to (c), which are flow diagrams of the traditional method for forming a gate oxide layer at the bottom of a trench. As shown in Fig. (A), a silicon substrate 1 is first provided, and a pad oxide layer 101 is formed on the silicon substrate 丨, and then a silicon nitride layer is formed on the pad oxide layer 101.丨 〇2. Then, a part of the silicon nitride layer 102, the pad oxide layer 丨 and the silicon substrate 1 are removed by lithography and #etching techniques to form a trench 103. Secondly, as shown in the first figure (b), an oxide layer 10 is deposited in the trench 103 by chemical vapor deposition (CVD). Finally, the oxide layer in the trench 丨 03 is etched by wet etching to form a gate oxide layer 106 at the bottom of the trench as shown in the first figure (c). From the above description, it is known that the conventional method uses traditional chemical vapor deposition to deposit the oxide layer 104, but is limited by the energy limit of the traditional chemical vapor deposition system. For trenches with an aspect ratio greater than 2, a trench such as The first layer (b) shown in FIG. 1 covers the oxide layer 104 of the trench 10 as a whole, and inevitably forms a void 105 (void) in the oxide layer 104. However, the formation of this void 105 will not be easy to control for subsequent etching steps. Because when the etching is performed, once it is etched to the gap 105, it will quickly pass through the gap 105 and further etched to the area where the gate is about to form the gate, so it is difficult for Liang to control the side etching at the same time. Trench and forward etch rate

第4頁 411508 五、發明說明(2) 兩側之氧化 化層之厚度 部之氧化層 矽層下之墊 之剝離,嚴 職是之 驗與研究並 渠底閘極氧 本案之 層之方法, 控制的問題 層被完 。再則 厚度在 氧化層 重影響 故,本 一本鍥 化層之 主要目 以避免 全移除之同時也能達 ,士私从*丨认^ β 1所要的底閘極氧 出土 u S 现制亦會造成溝渠底 尚未蝕刻至預定值前, - τ Λ 1 , ^ ⑴,於溝渠兩侧氮化 101也被触刻,進而押士、 # & ^ k成了氮化矽層102 到後序之製程步驟。 發明鑑於習知技術之缺&,乃經悉心試 而不捨之精神,終創作出本案之形成溝 方法。以下為本案之簡要說明。 的係在於提供一種形成溝渠底閘極氧化 因隙洞(v 〇 i d )之形成所造成之姑刻不易 本案之另一目的在於提供一種形成溝渠底閘極氧化層 之方法’以易於控制形成於溝渠底部之閘極氧化層厚度。 本案所提供之方法包括下列步驟:(a)提供一基材, 並於該基材上形成一墊氧化層,(b )形成一氮化矽層於該 墊氧化層上’(c)部份移除該氮化矽層、該墊氧化層和該 基材以形成一溝渠,(d)形成一氧化層於該溝渠底部與兩 側壁’並延伸覆蓋該溝渠兩側之該氮化矽層表面,(e )形 成一光阻單元於該溝渠底部之該氧化層上,(f)移除該氧 化層未被該光阻單元所覆蓋之部份,以及(g )移除該光阻 單元以定義該閘極氧化層。 根據本案之構想,其中該基材為一矽基材。 根據本案之構想,其中形成該溝渠之方法係藉由微影 和姓刻技術而形成。而該氧化層係藉由高密度電漿化學氣Page 4 411508 5. Description of the invention (2) Stripping of the pad under the silicon layer of the oxide layer on both sides of the thickness of the oxidized layer on both sides. The problem layer of control is finished. In addition, the thickness is heavily affected by the oxide layer. Therefore, the main purpose of the present chemical layer is to avoid full removal and reach at the same time. Shi Shui recognizes the bottom gate oxygen excavation u S that is required for β 1 It will also cause the bottom of the trench to be etched to a predetermined value before-τ Λ 1, ^ ⑴. Nitriding 101 on both sides of the trench is also etched, and then the charge, # & ^ k becomes the silicon nitride layer 102 to the rear. Sequence of process steps. The invention, in view of the lack of known technology, was the spirit of perseverance and perseverance, and finally created the method of forming a trench in this case. The following is a brief description of the case. The purpose of the present invention is to provide a method for forming gate bottom gate oxide which is not easy due to the formation of a gap (v oid). Another purpose of this case is to provide a method for forming a gate bottom gate oxide layer. Gate oxide thickness at the bottom of the trench. The method provided in this case includes the following steps: (a) providing a substrate, and forming a pad oxide layer on the substrate; (b) forming a silicon nitride layer on the pad oxide layer; (c) Removing the silicon nitride layer, the pad oxide layer and the substrate to form a trench, (d) forming an oxide layer on the bottom and two sidewalls of the trench and extending to cover the surface of the silicon nitride layer on both sides of the trench (E) forming a photoresist unit on the oxide layer at the bottom of the trench, (f) removing the portion of the oxide layer not covered by the photoresist unit, and (g) removing the photoresist unit to Define the gate oxide. According to the idea of the present case, the substrate is a silicon substrate. According to the idea of the case, the method of forming the ditch was formed by lithography and surname engraving techniques. The oxide layer is made of high density plasma chemical gas.

第5頁 五、發明說明(3) 相沈積技術而形成。 根據本案之構想,其中該步驟(e )更包括下列步驟: (el )覆蓋一光阻層於該氧化層上’以及(e2)部份移除該光 阻層以於該溝渠底部之該氧化層上形成該光阻單元。其. 中,該步驟(e2)係藉由微波技術移除該溝渠底部以外之該' 光阻層而形成。而該光阻單元之厚度約與形成於該溝渠兩· 側之該氧化層相等。 根據本案之構想,其中該步驟(f )係以該光阻單元為 罩幕而移除該氧化層未被該光阻單元所覆蓋之部份而形 成。其中,該氧化層之移除方式係藉由濕式蝕刻方式移 除。當然,最佳者’該濕式蝕刻是以氫氟酸(HF )與氟化氦 (NILF )混合溶液之緩衝氧化層蝕刻液為之。 根據本案之構想,其中該閘極氧化層厚度最佳為2〇〇〇 埃。而該溝渠由該基材表面往下量計之深度最佳為1.5至 3.〇#m,直徑最佳為0.5/zm。 本案更另提供一種形成溝渠底開極氧化層之方法,該 方法包括下列步驟:(a)於一半導體基材上形成一溝渠, (b)於該溝渠底部與兩側壁上形成一氧化層,(c)於該溝渠 底部之該氧化層上形成一光阻單元’(d )移除該氧化層未 被該光阻單元所覆蓋之部份,以及(e )移除該光阻單元以 定義該閘極氧化層。 根據本案之構想,其中該步驟(a)更包括下列步驟: (al)形成一墊氧化層於該半導體基材之上,(a2)形成一 氮化矽層於該墊氧化層之上,以及(a3 )部份移除該氮化Page 5 5. Description of the invention (3) Formed by phase deposition technology. According to the idea of this case, the step (e) further includes the following steps: (el) covering a photoresist layer on the oxide layer 'and (e2) partially removing the photoresist layer for the oxidation at the bottom of the trench The photoresist unit is formed on a layer. Wherein, the step (e2) is formed by removing the photoresist layer outside the bottom of the trench by microwave technology. The thickness of the photoresist unit is about the same as that of the oxide layer formed on both sides of the trench. According to the idea of the present case, the step (f) is formed by removing the portion of the oxide layer not covered by the photoresist unit by using the photoresist unit as a mask. Wherein, the oxide layer is removed by wet etching. Of course, the best one is that the wet etching is a buffer oxide etching solution of a mixed solution of hydrofluoric acid (HF) and helium fluoride (NILF). According to the idea of the present case, the gate oxide layer preferably has a thickness of 2000 angstroms. The depth of the trench from the surface of the substrate is preferably 1.5 to 3.0 mm, and the diameter is preferably 0.5 / zm. This case further provides a method for forming an open-oxide layer at the bottom of a trench. The method includes the following steps: (a) forming a trench on a semiconductor substrate, and (b) forming an oxide layer on the bottom and two sidewalls of the trench. (C) forming a photoresist unit on the oxide layer at the bottom of the trench; (d) removing the portion of the oxide layer not covered by the photoresist unit, and (e) removing the photoresist unit to define The gate oxide layer. According to the idea of the present case, the step (a) further includes the following steps: (al) forming a pad oxide layer on the semiconductor substrate, (a2) forming a silicon nitride layer on the pad oxide layer, and (A3) Partially remove the nitride

411508 五、發明說明(4) 矽層、該,氧化層和該半導體基材以形成該溝渠。 本案得藉由下列圖示及詳細說明,俾得一更深入之瞭 解: 第圖(a )至(C )為傳統形成溝渠底閘極氧化層方法之 流程示意圖;以及 第一圖(a)至(f)為根據本案之形成溝渠底閘極氧化層 方法之一較佳實施例之流程示意圖。 以上圖不之主要構件與其代表符號說明如下:411508 5. Description of the invention (4) The silicon layer, the oxide layer, and the semiconductor substrate form the trench. In this case, you can gain a deeper understanding through the following diagrams and detailed descriptions: Figures (a) to (C) are schematic flowcharts of the traditional method for forming a gate oxide layer at the bottom of a trench; and the first figure (a) to (F) is a schematic flowchart of a preferred embodiment of a method for forming a gate oxide layer at the bottom of a trench according to the present case. The main components and their symbols in the above figure are explained as follows:

1 * I Y 102 104 106 201 203 205 206 梦基材 氮化胡層 氧化層 閘極氧化層 墊氧化層 溝渠 光阻層 閘極氧化層 1 〇 1 :墊氧化層 1 0 3 :溝渠 1 〇 5 :隙洞 2 :矽基材 2 〇 2 :氮化矽層 2 0 4 :氧化層 2051 ·光阻單元 牵斛棬彳二β供—種形成溝渠底間極氧化層之方法’利用本 ^ '、之方法可避免隙洞之形成與蝕刻不易控制等問 度。而且更可易於控制形成於溝渠底部之閘極氧化層厚 戽朗ί ί"閱第二圖(a)至({) ’其係為根據本案之形成溝渠 电 乳化層方法之一較佳實施例之流程示意圖。現將本 案方法之詳細步驟說明如下。 如第2圖(a)所示,首先提供—矽基材2,並於此矽基1 * IY 102 104 106 201 201 203 205 206 Dream substrate nitride nitride layer oxide layer gate oxide layer pad oxide layer trench photoresistor gate oxide layer 1 〇1: pad oxide layer 103: trench 1 〇5: Gap 2: Silicon substrate 2 〇 2: Silicon nitride layer 2 0 4: Oxidation layer 2051 · Photoresist unit pulls two β donors-a method of forming a polar oxide layer between trench bottoms' Using this, This method can avoid problems such as the formation of gaps and the difficulty in controlling the etching. Moreover, it is easier to control the thickness of the gate oxide layer formed at the bottom of the trench. See "(a) to ({) '" in the second figure, which is a preferred embodiment of the method for forming an electrical emulsified layer in a trench according to the present case. Process flow diagram. The detailed steps of the method in this case are described below. As shown in Fig. 2 (a), the silicon substrate 2 is first provided, and the silicon substrate is provided here.

411508 五、發明說明(5) 材2上形成一墊軋化層201,之後再形成一氮化矽層202於 該墊氧化層2 01上。然後,以微影和蝕刻技術移除一部份 的氮化矽層2 0 2,墊氧化層2 0 1與矽基材2以形成一溝渠 203。其中’該溝渠203由該石夕基材1表面往下量計之深度, 約為1. 5至3 · 0 /z m,而直徑約為〇 . 5 y m。 其次’如第二圖(b)所示,藉由高密度電漿化學氣相 沈積方式沈積一層氧化層2 0 4於該溝渠2 〇 3底部與兩側壁 上’並延伸覆蓋該溝渠兩側旁之氮化矽層2 〇 2表面。由於 高密度電漿化學氣相沈積系統對高寬比大於2之溝渠可控 制形成如第二圖(b)所示之覆蓋溝渠表面之氧化層204,因 此可避免於溝渠中形成隙洞。而且可藉由高密度電漿化學 氣相沈積系統以不同之沈積速度來控制該氧化層之厚度, 使後序步驟更易於控制所欲形成之閘極厚度。當然,此時 形成於溝渠底部之氧化層厚度與預定形成之閘極氧化層厚 度相等,約為2 0 0 0埃左右》 I'1、,復蛊一无阻層ZUb於氧化層 2 04上。然後,藉由微波技術移除一部份光阻層而於該 渠2 0 3底部之氧化層204上形成如第二圖⑷所示之光阻草 元205 1。之後,㈤第二圖⑷所示,以該光阻單元2〇51為 罩幕,藉由濕式蝕刻方式將氣化層204未被該光阻單元 2 0 5 1所覆蓋之部份移除。本索香 +茶實施例所使用之濕式餘刻方 式係採用緩衝氧化層蝕刻液Α , ,— 我马之°此緩衝軋化層#刻液一411508 5. Description of the invention (5) A pad rolling layer 201 is formed on the material 2, and then a silicon nitride layer 202 is formed on the pad oxide layer 201. Then, a part of the silicon nitride layer 202, the pad oxide layer 201 and the silicon substrate 2 are removed by lithography and etching techniques to form a trench 203. Wherein, the depth of the trench 203 measured from the surface of the Shixi substrate 1 is about 1.5 to 3.0 μm, and the diameter is about 0.5 μm. Secondly, as shown in the second figure (b), an oxide layer 2 0 4 is deposited on the bottom and two side walls of the trench 20 by high-density plasma chemical vapor deposition and extends to cover both sides of the trench. The surface of the silicon nitride layer 002. As the high-density plasma chemical vapor deposition system can control the formation of an oxide layer 204 covering the surface of the trench as shown in the second figure (b), the formation of an oxide layer 204 in the trench can be controlled, thereby preventing the formation of gaps in the trench. Moreover, the thickness of the oxide layer can be controlled by a high-density plasma chemical vapor deposition system at different deposition speeds, making it easier to control the thickness of the gate to be formed in subsequent steps. Of course, at this time, the thickness of the oxide layer formed at the bottom of the trench is equal to the thickness of the gate oxide layer to be formed, which is about 2000 Angstroms, I′1, and a non-resistive layer ZUb is formed on the oxide layer 04. Then, a part of the photoresist layer is removed by microwave technology to form a photoresist element 2051 on the oxide layer 204 at the bottom of the trench 203 as shown in the second figure (1). Then, as shown in the second figure, using the photoresist unit 2051 as a mask, the portion of the vaporization layer 204 that is not covered by the photoresist unit 2051 is removed by wet etching. . The wet-type remaining etching method used in the Benthodon + tea example uses a buffer oxide layer etching solution A,,-our horse, this buffer rolling layer # 刻 液 一

般是由虱氟酸(HF )與氟化帛^ μH 紙U F )混合溶液所組成β此 外’為了控制形成於溝渠底之Ρ弓 卞低之閘極氧化層厚度,所形成之It is generally composed of a mixed solution of fluoric acid (HF) and fluorinated fluorinated ^ μH paper U F). In addition, in order to control the thickness of the gate oxide layer formed at the bottom of the trench, the thickness of the gate oxide layer is low.

$ 8頁 五 '發明說明(6) ----------- 光阻單元2 0 5 1厚度約控制於與中 層厚度相同,如此才能於蝕^ ’成於該溝渠兩側面之氧化 化層被完全移除時,也同時能 手’於溝渠兩侧面之軋 兩側壁縫隙間之氧化層經正向從光阻單元20 5 1與溝渠203 厚度。 °触刻而達到預定形成之閘極 最後,如第二圖(f )所+ ^ 於該溝渠底部之氧化層殘留移:該光阻單元,而此時 …於先前形成於溝渠底= 要求之㈣氧化層厚度,目W聽層厚度已約等於所 开徂嗜‘蕃.Έ 士 ^ "因此可以很容易地藉由該光阻單 底部之氧化&’以避免該區域於㈣步驟時受 ,又蝕,因而能夠更有效地控制欲形成之閘極氧化層厚 度0 、因此’由上述之說明與圖示可知,藉由本案所提供之 f法’不止可以避免孔洞之形成與解決蝕刻不易控制的問 題而且更可避免墊氧化層於蝕刻步驟時被侵蝕而造成氮 化矽j離。再者,更可控制形成於溝渠底部之閘極氣化層 於預,之厚度值。本案所提供之方法實具產業之價值。 疋以’本案得由熟悉本技藝之人士任施匠思而為諸般 修飾’然皆不脫如附申請專利範圍所欲保護者。$ 8Page 5 'Invention Description (6) ----------- The thickness of the photoresist unit 2 0 5 1 is controlled to be about the same as the thickness of the middle layer, so that it can be etched ^' formed on both sides of the trench When the oxidized layer is completely removed, the oxide layer between the gaps on the two sides of the trench can be rolled at the same time from the thickness of the photoresist unit 20 51 and the trench 203 in the forward direction. ° At the end of the gate formed by the engraving, the oxide layer on the bottom of the trench is moved as shown in the second figure (f): ^ The photoresist unit, and at this time ... was previously formed on the bottom of the trench = required The thickness of the oxide layer is about the same as the thickness of the exposed layer. Therefore, the oxidation of the bottom of the photoresist sheet can be easily used to avoid the area during the step. As a result, the thickness of the gate oxide layer to be formed can be more effectively controlled. Therefore, 'from the above description and illustration, the f method provided in this case can not only avoid the formation of holes and solve the etching. The problem is not easy to control, and the silicon nitride can be prevented from being etched by the pad oxide layer during the etching step. Furthermore, the thickness of the gate gasification layer formed at the bottom of the trench can be controlled. The method provided in this case has real industrial value. "This case can be modified by people who are familiar with the art, but they can be modified as desired by the scope of patent application.

Claims (1)

(g)移除該光阻單元以定義該閘極。 2 ·如申請專利範圍第1項所述之形成溝渠底閘極之方法, 其中該基材係為一矽基材。 3 _如申請專利範圍第1項所述之形成溝渠底閘極之方法’ 其中該步驟(C )中形成該溝渠之方法係藉由微影和蝕刻技 術而形成。 4 ·如申請專利範圍第1項所述之形成溝渠底閘極之方法’ 其中該氧化層係藉由高密度電漿化學氣相沈積技術而形 成。 5.如申請專利範圍第1項所述之形成溝渠底閘極之方法’ 其中該步驟(e)更包括下列步驟: (el)覆蓋一光阻層於該氧化層上;以及 (e 2)部份移除該光阻層以於該溝渠底部之該氧化層」 开多成該光阻單元。(g) Remove the photoresist unit to define the gate. 2. The method for forming a gate at the bottom of a trench as described in item 1 of the scope of patent application, wherein the substrate is a silicon substrate. 3 _ The method for forming a gate at the bottom of a trench as described in item 1 of the scope of the patent application, wherein the method for forming the trench in the step (C) is formed by lithography and etching techniques. 4 · The method for forming a gate at the bottom of a trench as described in item 1 of the scope of the patent application ', wherein the oxide layer is formed by a high-density plasma chemical vapor deposition technique. 5. The method for forming a gate at the bottom of a trench according to item 1 of the scope of patent application, wherein step (e) further includes the following steps: (el) covering a photoresist layer on the oxide layer; and (e 2) The photoresist layer is partially removed so that the oxide layer at the bottom of the trench is formed into the photoresist unit. 第10頁 411508 六、申請專利範圍 6 ·如申請專利範圍第5項所述之形成溝渠底閘極之方法, 其中該步驟(e 2 )係藉由微波技術移除該溝渠底部以外之該 光阻層而形成。 ' 7. 如申請專利範圍第6項所述之形成溝渠底閘極之方法, 其中該光阻單元之厚度約與形成於該溝渠兩側面之該氧化 層厚度相等。 8. 如申請專利範圍第1項所述之形成溝渠底閘極之方法, 其中該步驟(f)係以該光阻單元為罩幕而移除該氧化層未 被該光阻單元所覆蓋之部份而形成。 9. 如申請專利範圍第8項所述之形成溝渠底閘極之方法, 其中該氧化層之移除方式係藉由濕式蝕刻方式移除。 1 0.如申請專利範圍第9項所述之形成溝渠底閘極之方法, 其中該濕式蝕刻係以氫氟酸(HF)與氟化氨(NH4F)混合溶液 之緩衝氧化層蝕刻液為之。 1 1.如申請專利範圍第1項所述之形成溝渠底閘極之方法, 其中該閘極厚度為2 0 0 0埃。 1 2.如申請專利範圍第1項所述之形成溝渠底閘極之方法, 其中該溝渠由該基材表面往下量計之深度為1.5至3. 0/z m,而直徑為0.5μιη。 1 3. —種形成溝渠底閘極之方法,該方法至少包括下列步 驟: (a) 於一半導體基材上形成一溝渠; (b) 於該溝渠底部與兩側壁上形成一氧化層; (c )於該溝渠底部之該氧化層上形成一光阻單元;Page 10 411508 6. Application for patent scope 6 · The method for forming a gate at the bottom of a trench as described in item 5 of the scope of patent application, wherein the step (e 2) is to remove the light outside the bottom of the trench by microwave technology Barrier layer. '7. The method for forming a gate at the bottom of a trench as described in item 6 of the scope of the patent application, wherein the thickness of the photoresist unit is approximately equal to the thickness of the oxide layer formed on both sides of the trench. 8. The method for forming a gate at the bottom of a trench as described in item 1 of the scope of patent application, wherein step (f) is to use the photoresist unit as a screen and remove the oxide layer that is not covered by the photoresist unit. Partly formed. 9. The method for forming a gate at the bottom of a trench as described in item 8 of the scope of patent application, wherein the oxide layer is removed by a wet etching method. 10. The method for forming a gate at the bottom of a trench as described in item 9 of the scope of the patent application, wherein the wet etching is a buffer oxide etching solution using a mixed solution of hydrofluoric acid (HF) and ammonia fluoride (NH4F) as Of it. 1 1. The method for forming a gate at the bottom of a trench as described in item 1 of the scope of patent application, wherein the thickness of the gate is 2000 angstroms. 1 2. The method for forming a gate at the bottom of a trench as described in item 1 of the scope of the patent application, wherein the depth of the trench from the surface of the substrate is 1.5 to 3.0 / z m, and the diameter is 0.5 μm. 1 3. A method for forming a gate electrode at the bottom of a trench, the method including at least the following steps: (a) forming a trench on a semiconductor substrate; (b) forming an oxide layer on the bottom of the trench and on two sidewalls; c) forming a photoresist unit on the oxide layer at the bottom of the trench; 第11頁 411508__ 六、申請專利範圍 (d)移除該氧化層未被該光阻單元所覆蓋之部份;以 及 方 之 極 閘 底 渠 。溝 極成 閘形 該之 義述 定所 以項 元13 單第 阻圍 光範 該利 除專 移請 e)中 Γν ο 氧 (a塾 驟一 步成 該形 中} 其cal 法 驟 步 列 下 括 包 更 上 之 材 基 體 導 半 該 於 層 化 基 體 導 及半 以該 •,和 上層 之化 層氧 化墊 氧該 墊、 該層 於矽 層化 碎氮 化該 氮除。 1 移渠 成份溝 形部該 成 形 以 材 2 3 第12頁Page 11 411508__ VI. Scope of patent application (d) Remove the part of the oxide layer that is not covered by the photoresist unit; and the bottom gate of the square gate. The ditch pole is in the shape of a gate, so the meaning of item 13 is to block the light, and to remove it, please remove e) Γν ο oxygen (a 塾 step into the shape), its cal method is listed below The material guide of the upper substrate should be the layered substrate guide and the electrode layer, and the upper layer of the oxide layer is oxidized, the pad is oxygenated, and the layer is siliconized, and the nitrogen is removed. The nitrogen is removed. The forming material 2 3 Page 12
TW88106869A 1999-04-28 1999-04-28 Method of forming trench- bottom gate oxide with improved thickness control TW411508B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW88106869A TW411508B (en) 1999-04-28 1999-04-28 Method of forming trench- bottom gate oxide with improved thickness control

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW88106869A TW411508B (en) 1999-04-28 1999-04-28 Method of forming trench- bottom gate oxide with improved thickness control

Publications (1)

Publication Number Publication Date
TW411508B true TW411508B (en) 2000-11-11

Family

ID=21640469

Family Applications (1)

Application Number Title Priority Date Filing Date
TW88106869A TW411508B (en) 1999-04-28 1999-04-28 Method of forming trench- bottom gate oxide with improved thickness control

Country Status (1)

Country Link
TW (1) TW411508B (en)

Similar Documents

Publication Publication Date Title
US6284666B1 (en) Method of reducing RIE lag for deep trench silicon etching
TWI380362B (en) Selective etch chemistries for forming high aspect ratio features and associated structures
TWI261864B (en) Recess gate and method for fabricating semiconductor device with the same
TW200826189A (en) Silicon structure with opening having high aspect ratio, method for manufacturing the silicon structure, apparatus for manufacturing the silicon structure, program for manufacturing the silicon structure, and method for manufacturing etching mask for…
JPH02214140A (en) Method of forming trench which has round bottom at silicon anlistrate for forming trench isolation of micture
US20060134882A1 (en) Method to improve device isolation via fabrication of deeper shallow trench isolation regions
US7951686B2 (en) Method of manufacturing semiconductor device having device characteristics improved by straining surface of active region
JP2697952B2 (en) Method for manufacturing semiconductor device
JP2008135534A (en) Manufacturing method of semiconductor substrate comprising bottomed slot
TWI251876B (en) Method of pull back for forming shallow trench isolation
JP2007184356A (en) Etching method
JP2005244167A (en) Manufacturing method of semiconductor device
JPH05206404A (en) Method for formation of trench structure in substrate
TW411508B (en) Method of forming trench- bottom gate oxide with improved thickness control
JP2720785B2 (en) Method for manufacturing semiconductor device
JP3891087B2 (en) Polysilicon etching method
JP2005197712A (en) Method of forming isolation film in semiconductor device
US6200902B1 (en) Method of etching a layer in a semiconductor device
TW200826197A (en) Oxide pattern forming method and patterning method of semiconductor device
TW201036142A (en) Manufacturing method of supporting structure for stack capacitor in semiconductor device
JPS6214439A (en) Manufacture of semiconductor device
JP4397337B2 (en) Manufacturing method of semiconductor device
TW410419B (en) Fabricating a bottom electrode of the trench
JP4360393B2 (en) Polysilicon etching method
KR20070062735A (en) Method for fabricating the same of semiconductor device with isolation

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees