TW364958B - Memory controller employing auxiliary memory as the compound allocation of main memory and control method thereof - Google Patents

Memory controller employing auxiliary memory as the compound allocation of main memory and control method thereof

Info

Publication number
TW364958B
TW364958B TW087109614A TW87109614A TW364958B TW 364958 B TW364958 B TW 364958B TW 087109614 A TW087109614 A TW 087109614A TW 87109614 A TW87109614 A TW 87109614A TW 364958 B TW364958 B TW 364958B
Authority
TW
Taiwan
Prior art keywords
memory
error
control method
main memory
main
Prior art date
Application number
TW087109614A
Other languages
Chinese (zh)
Inventor
Jen-Dung Ye
Ren-Da Shiu
Liang-Yu Lin
Original Assignee
Ind Teconology Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Teconology Res Inst filed Critical Ind Teconology Res Inst
Priority to TW087109614A priority Critical patent/TW364958B/en
Application granted granted Critical
Publication of TW364958B publication Critical patent/TW364958B/en

Links

Abstract

A kind of memory controller and control method thereof which employs the auxiliary memory as the compound allocation of main memory. First, employing an error checking and correction module to detect the data access of main memory whether there are bit errors. If there occurs bit errors, it will send an error message. Then, storing the fault address signal into an error memory address register according to the error message. The memory module inspector will detect the input address signal according to the error memory address register and output an activation message. Last, by the activation message, employing the auxiliary memory address decoder to convert the input address signal to a mapped auxiliary memory address so the data will be accessed through auxiliary memory not the main memory.
TW087109614A 1998-06-17 1998-06-17 Memory controller employing auxiliary memory as the compound allocation of main memory and control method thereof TW364958B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW087109614A TW364958B (en) 1998-06-17 1998-06-17 Memory controller employing auxiliary memory as the compound allocation of main memory and control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW087109614A TW364958B (en) 1998-06-17 1998-06-17 Memory controller employing auxiliary memory as the compound allocation of main memory and control method thereof

Publications (1)

Publication Number Publication Date
TW364958B true TW364958B (en) 1999-07-21

Family

ID=57941007

Family Applications (1)

Application Number Title Priority Date Filing Date
TW087109614A TW364958B (en) 1998-06-17 1998-06-17 Memory controller employing auxiliary memory as the compound allocation of main memory and control method thereof

Country Status (1)

Country Link
TW (1) TW364958B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI453594B (en) * 2012-03-20 2014-09-21 Hon Hai Prec Ind Co Ltd Bios firmware updating method and electronic device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI453594B (en) * 2012-03-20 2014-09-21 Hon Hai Prec Ind Co Ltd Bios firmware updating method and electronic device

Similar Documents

Publication Publication Date Title
CN100433192C (en) System and method for using dynamic random access memory and flash memory
US4532628A (en) System for periodically reading all memory locations to detect errors
WO2006057793A3 (en) Predictive error correction code generation facilitating high-speed byte-write in a semiconductor memory
GB2351822A (en) Memory system
JP2008299855A (en) Memory system provided with multichannel error correction coder using embedded memory and method thereof
KR100644223B1 (en) Semoconductor memory device for reducing refresh currrent consumption and operating method therefor
WO2007036834A3 (en) Error detection / correction circuit and corresponding method
TW200632927A (en) Memory circuit
CN101395583B (en) Electronic circuit with a memory matrix that stores pages including extra data
US7752527B2 (en) Microcontroller and RAM
JP2008090442A (en) Memory control device
JP2006513471A (en) Memory access error detection and / or correction method and electronic circuit configuration for performing the method
TW364958B (en) Memory controller employing auxiliary memory as the compound allocation of main memory and control method thereof
TW200519594A (en) Method for determining program code
GB2342739B (en) Memory address checking
JPS623520B2 (en)
JPS5744294A (en) Alternating memory control system
KR100330575B1 (en) Lead / Write Data Error Verification Apparatus and Method for Semiconductor Memory Devices
CA1225446A (en) System for periodically reading all memory locations to detect errors
JPH07262794A (en) Memory device
US20040034809A1 (en) Memory management configuration and method for making a main memory
KR100229325B1 (en) Convolution interleaver
KR200202060Y1 (en) Error Correction Circular
JPH06139153A (en) Memory control system
JPH0689237A (en) Memory control system

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees