TW362272B - Manufacturing method for semiconductor component structure - Google Patents

Manufacturing method for semiconductor component structure

Info

Publication number
TW362272B
TW362272B TW086106776A TW86106776A TW362272B TW 362272 B TW362272 B TW 362272B TW 086106776 A TW086106776 A TW 086106776A TW 86106776 A TW86106776 A TW 86106776A TW 362272 B TW362272 B TW 362272B
Authority
TW
Taiwan
Prior art keywords
layer
manufacturing
semiconductor component
component structure
drain
Prior art date
Application number
TW086106776A
Other languages
Chinese (zh)
Inventor
Zhen-Cong Xu
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW086106776A priority Critical patent/TW362272B/en
Application granted granted Critical
Publication of TW362272B publication Critical patent/TW362272B/en

Links

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

A kind of manufacturing method for semiconductor component structure which includes the following steps: providing a silicon substrate and having the process for shallow trench isolation; then, forming a gate oxide layer and the polycrystalline silicon layer; proceeding the contact etching on the polycrystalline silicon layer. The metal plugs are implanted with the polycrystalline and etched the wolfram layer window and wolfram silicide layer using the chemical vapor deposition. At last, by the photolithography and etching process to define the source/drain patter for ion implantation, by the annealing process to connect the surface of source/drain and the plugs.
TW086106776A 1997-05-21 1997-05-21 Manufacturing method for semiconductor component structure TW362272B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW086106776A TW362272B (en) 1997-05-21 1997-05-21 Manufacturing method for semiconductor component structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW086106776A TW362272B (en) 1997-05-21 1997-05-21 Manufacturing method for semiconductor component structure

Publications (1)

Publication Number Publication Date
TW362272B true TW362272B (en) 1999-06-21

Family

ID=57940806

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086106776A TW362272B (en) 1997-05-21 1997-05-21 Manufacturing method for semiconductor component structure

Country Status (1)

Country Link
TW (1) TW362272B (en)

Similar Documents

Publication Publication Date Title
US5877041A (en) Self-aligned power field effect transistor in silicon carbide
US6573134B2 (en) Dual metal gate CMOS devices and method for making the same
US4945070A (en) Method of making cmos with shallow source and drain junctions
US6524901B1 (en) Method for forming a notched damascene planar poly/metal gate
US5573962A (en) Low cycle time CMOS process
US7163878B2 (en) Ultra-shallow arsenic junction formation in silicon germanium
US5726081A (en) Method of fabricating metal contact of ultra-large-scale integration metal-oxide semiconductor field effect transistor with silicon-on-insulator structure
US5087322A (en) Selective metallization for high temperature semiconductors
CN100394583C (en) Integrated producing method for strain CMOS
JPH0758343A (en) Manufacture of mis transistor
US7808029B2 (en) Mask structure for manufacture of trench type semiconductor device
US6350656B1 (en) SEG combined with tilt side implant process
US7569444B2 (en) Transistor and method for manufacturing thereof
US6242312B1 (en) Advanced titanium silicide process for very narrow polysilicon lines
US5629235A (en) Method for forming damage-free buried contact
TW362272B (en) Manufacturing method for semiconductor component structure
US6187644B1 (en) Method of removing oxynitride by forming an offset spacer
KR100273296B1 (en) Method for fabricating mos transistor
KR20030033995A (en) Method of fabricating deep sub-micron cmos source/drain with mdd and selective cvd silicide
US6365471B1 (en) Method for producing PMOS devices
KR100511898B1 (en) method of manufacturing semiconductor device
US6362061B1 (en) Method to differentiate source/drain doping by using oxide slivers
KR100382552B1 (en) method for manufacturing of semiconductor device
KR20010045138A (en) Manufacturing method for semiconductor device
KR20060054407A (en) Field effect transistor having a doped gate electrode with reduced gate depletion and method of forming the transistor