TW357455B - High-density DRAM built-in capacitor structure and the assembly method - Google Patents
High-density DRAM built-in capacitor structure and the assembly methodInfo
- Publication number
- TW357455B TW357455B TW087100094A TW87100094A TW357455B TW 357455 B TW357455 B TW 357455B TW 087100094 A TW087100094 A TW 087100094A TW 87100094 A TW87100094 A TW 87100094A TW 357455 B TW357455 B TW 357455B
- Authority
- TW
- Taiwan
- Prior art keywords
- forming
- layer
- area
- silicon
- implanting
- Prior art date
Links
Landscapes
- Semiconductor Memories (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
A method of forming DRAM built-in capacitor structure in a silicon substrate, including: forming on said silicon substrate a first photoresist implanting shade having an opening array; forming N+ doped area on the opening of said silicon substrate by means of ion implanting, being the first photoresist implanting shade preventing ion implanting in other areas on the silicon substrate; removal of said first photoresist implanting shade; forming a crystalline silicon layer on said silicon substrate; forming a P-type well array in the crystalline silicon layer on top of said N+ doped area by means of patterned second photoresist implanting shade; removal of said second photoresist implanting shade; deposition a padded oxide layer and a nitride silicon layer and forming an opening area in the field oxide insulation area in said silicon nitride layer; forming in the surrounding of the cell area said field oxide insulation area, and electrically isolate said cell area, which is aligned to said N+ doped area; one-way etching said cell area by passing through said silicon nitride layer and the P-type well in the crystalline siliocn layer to reach the N+ doped area, for forming perfroation; even selection of etching of said perforation, for removal of said N+ doped area and forming cavities in said silicon substrate; removal of said silicon nitride layer by means of etching; deposition an electrode dielectric layer on the surface of said cavity and by said perforation; deposiition a dual crystalline silicon doped between the electrodes on said cavityy surface and stuffing said perforations, forming on the dual crystalline silicon dooped layer in said cavity, said built-in capacitor anode electric contact; grinding said dual crystalline silicon doped layer by means of chemical and mechanical grinding, for completing the assembly of said built-in capacitor.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW087100094A TW357455B (en) | 1998-01-05 | 1998-01-05 | High-density DRAM built-in capacitor structure and the assembly method |
JP10111621A JPH11204759A (en) | 1998-01-05 | 1998-04-22 | Buried capacitor structure of high density dram and manufacture thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW087100094A TW357455B (en) | 1998-01-05 | 1998-01-05 | High-density DRAM built-in capacitor structure and the assembly method |
Publications (1)
Publication Number | Publication Date |
---|---|
TW357455B true TW357455B (en) | 1999-05-01 |
Family
ID=21629296
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW087100094A TW357455B (en) | 1998-01-05 | 1998-01-05 | High-density DRAM built-in capacitor structure and the assembly method |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH11204759A (en) |
TW (1) | TW357455B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6774439B2 (en) | 2000-02-17 | 2004-08-10 | Kabushiki Kaisha Toshiba | Semiconductor device using fuse/anti-fuse system |
US11037933B2 (en) * | 2019-07-29 | 2021-06-15 | Nanya Technology Corporation | Semiconductor device with selectively formed insulating segments and method for fabricating the same |
-
1998
- 1998-01-05 TW TW087100094A patent/TW357455B/en not_active IP Right Cessation
- 1998-04-22 JP JP10111621A patent/JPH11204759A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
JPH11204759A (en) | 1999-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100415490B1 (en) | Power mos element and method for producing the same | |
TW557548B (en) | Method of forming a semiconductor array of floating gate memory cells having strap regions and a peripheral logic device region | |
TW569397B (en) | Dram cell arrangement with vertical MOS transistors and method for its fabrication | |
TW455995B (en) | Semiconductor apparatus and its manufacturing method | |
CN101375381B (en) | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array | |
KR100734304B1 (en) | Method of fabricating a transistor | |
KR100568858B1 (en) | Method for manufacturing SOI transistor having vertical double-channel and structure thereof | |
TW200304217A (en) | Capacitorless 1-transistor dram cell and fabrication method | |
KR100615125B1 (en) | Semiconductor devices | |
EP1017096A3 (en) | Method of fabricating semiconductor memory device | |
TWI270110B (en) | Method for fabricating semiconductor device and semiconductor device | |
JPH09293862A (en) | Manufacture of mos transistor and cmos transistor | |
JPH02301164A (en) | Semiconductor memory | |
JPH1074921A (en) | Semiconductor device and manufacturing method thereof | |
US6232155B1 (en) | Methods of fabricating semiconductor-on-insulator devices including alternating thin and thick film semiconductor regions on an insulating layer | |
TW516233B (en) | MOS-transistor in a one-transistor memory-cells with a local thicker gate-oxide and its production method | |
KR100480604B1 (en) | Method for fabricating shallow well of semiconductor device by low energy implantation | |
TW357455B (en) | High-density DRAM built-in capacitor structure and the assembly method | |
KR100319615B1 (en) | Isolation method in seconductor device | |
EP1307914B1 (en) | Novel frontside contact to substrate of soi device | |
KR20070105710A (en) | Mos capacitor and method of manufacturing the same | |
US7674681B2 (en) | Semiconductor device and method for manufacturing the same | |
US20040191985A1 (en) | Method for fabricating memory cell structure employing contiguous gate and capacitor dielectric layer | |
US6307248B1 (en) | Definition of anti-fuse cell for programmable gate array application | |
JPH01101664A (en) | Semiconductor integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK4A | Expiration of patent term of an invention patent |