TW343297B - Charge recycling differential logic (CRDL) circuit and storage elements and devices using the same - Google Patents
Charge recycling differential logic (CRDL) circuit and storage elements and devices using the sameInfo
- Publication number
- TW343297B TW343297B TW086102670A TW86102670A TW343297B TW 343297 B TW343297 B TW 343297B TW 086102670 A TW086102670 A TW 086102670A TW 86102670 A TW86102670 A TW 86102670A TW 343297 B TW343297 B TW 343297B
- Authority
- TW
- Taiwan
- Prior art keywords
- crdl
- devices
- circuit
- same
- storage elements
- Prior art date
Links
Landscapes
- Logic Circuits (AREA)
Abstract
A storage device, which corresponds to an input signal of first and second signal levels and a control signal of third signal level and comprises: (a) a first plurality of transistors; (b) a first pair of logics connected to the first plurality of transistors and interconnected with each other at a first storage node; and (c) a second pair of transistors interconnected with each other at the first storage node.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US2256596P | 1996-07-24 | 1996-07-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW343297B true TW343297B (en) | 1998-10-21 |
Family
ID=58263635
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086102670A TW343297B (en) | 1996-07-24 | 1997-03-05 | Charge recycling differential logic (CRDL) circuit and storage elements and devices using the same |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW343297B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI634410B (en) * | 2016-01-04 | 2018-09-01 | 美商高通公司 | Method, apparatus, and non-transitory computer-readable storage medium for dynamic clock and voltage scaling in a computer processor based on program phase |
-
1997
- 1997-03-05 TW TW086102670A patent/TW343297B/en not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI634410B (en) * | 2016-01-04 | 2018-09-01 | 美商高通公司 | Method, apparatus, and non-transitory computer-readable storage medium for dynamic clock and voltage scaling in a computer processor based on program phase |
US10551896B2 (en) | 2016-01-04 | 2020-02-04 | Qualcomm Incorporated | Method and apparatus for dynamic clock and voltage scaling in a computer processor based on program phase |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW346677B (en) | Charge recycling differential logic (CRDL) circuit and devices using the same | |
US4831285A (en) | Self precharging static programmable logic array | |
KR960027335A (en) | Dynamic, Clocked Inverter Latch Reduces Leakage Charge | |
DE69432416D1 (en) | ARCHITECTURE AND CIRCUIT SCHEME FOR PROGRAMMABLE LOGICAL CIRCUITS | |
TW357488B (en) | Glitch-free clock enable circuit and method for providing a glitch-free clock signal | |
ES2015817A6 (en) | Communication switching element. | |
ATE227904T1 (en) | TWO-WAY SIGNAL TRANSMISSION ARRANGEMENT | |
TW353247B (en) | Output buffer device | |
TW359027B (en) | CMOS digital level shift circuit | |
EP0025483A3 (en) | Self-switching bidirectional digital line drivers | |
TW335543B (en) | Row decoder with level translator | |
JPS5489533A (en) | Logic circuit | |
HK76292A (en) | Integrated semiconductor memory | |
TW343297B (en) | Charge recycling differential logic (CRDL) circuit and storage elements and devices using the same | |
TW328588B (en) | Semiconductor memory device | |
SE9804605L (en) | Dataskivare | |
EP0291963A3 (en) | Fast c-mos adder | |
GB2213027A (en) | A digital electronic system | |
KR950004856B1 (en) | Data transmitiing circuit | |
JPS55132130A (en) | Tri-state input circuit | |
ES8201342A1 (en) | Serial-parallel-serial CCD memory system with fan out and fan in circuits. | |
JP2600481B2 (en) | Semiconductor integrated circuit | |
JPH0275244A (en) | Signal transmission circuit | |
JPS5691536A (en) | Multiple-valued level output circuit | |
ATE67891T1 (en) | INTEGRABLE EVALUATION CIRCUIT. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |