TW340926B - A data interface and method therefor - Google Patents

A data interface and method therefor

Info

Publication number
TW340926B
TW340926B TW086100345A TW86100345A TW340926B TW 340926 B TW340926 B TW 340926B TW 086100345 A TW086100345 A TW 086100345A TW 86100345 A TW86100345 A TW 86100345A TW 340926 B TW340926 B TW 340926B
Authority
TW
Taiwan
Prior art keywords
output
data package
memory
data
input
Prior art date
Application number
TW086100345A
Other languages
Chinese (zh)
Inventor
Shy-Shenq Hwu
Yeong-Jiann Chen
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of TW340926B publication Critical patent/TW340926B/en

Links

Abstract

A sort of data interface, including: an input, used for receiving of a serial of data package at the first data rate; an input switch module coupled to the input, for receiving of said data package, for alternate switch of said data package to the first and the second output, and the output signals used for provision of instructions for switching the data package status being switched to the first and the second output; the first and the second memory of the first and the second output coupled to the input switch module, for storage of the data package, and each of said first and second memory having an output, for use in provision of said data package selected from said memory at a second data rate at a higher rate than that of the first data rate; an output switch module, being coupled to the output of the first and the second memory, and coupled to the first output, for switching selection of said data package selected from the first and the second memory to the output, having the output switch module an input, for receiving instructions as to switch from which of the first or the second memory the data package memory selection signal, and the output signals used for instructions for switching to output of the selected data package; and a control module, coupled for receiving of instructions being switched to the input switch module with the first and the second output data package signal and instructions for switch to output the data package output signals, for determinatiion of selection of the data package by either the first or the second memory, and provision of the selection signal based on the decision.
TW086100345A 1996-12-30 1997-01-14 A data interface and method therefor TW340926B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SG1996011949 1996-12-30

Publications (1)

Publication Number Publication Date
TW340926B true TW340926B (en) 1998-09-21

Family

ID=58263473

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086100345A TW340926B (en) 1996-12-30 1997-01-14 A data interface and method therefor

Country Status (1)

Country Link
TW (1) TW340926B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8800182B2 (en) 2012-12-24 2014-08-12 Tzu-Chin Hung Plastic film with concealed tearable strip

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8800182B2 (en) 2012-12-24 2014-08-12 Tzu-Chin Hung Plastic film with concealed tearable strip

Similar Documents

Publication Publication Date Title
EP1091589A3 (en) Coding system
KR960043187A (en) Semiconductor device
EP0711073A3 (en) Recording and reproduction of video signals
TW346570B (en) Memory drive circuit
TW359775B (en) Switch signal for simultaneously setting every input/output data path and high-speed synchronous SRAM using the same
TW366658B (en) Television receiver for receiving multi-standards
EP0173799A3 (en) Full adder circuit with sum and carry selection functions
GB2304433B (en) Semiconductor memory device
AU602271B2 (en) A commutation grid
MY104736A (en) Bidirectional buffer with latch and parity capability.
TW340926B (en) A data interface and method therefor
EP0203422A3 (en) Improved three state select circuit for use in a data processing system
MY122603A (en) Dual mode power controllers and related method and radiotelephones
CA2247914A1 (en) A control architecture for a homogeneous routing structure
CA2063516A1 (en) A self-routing switch broadcast method
CA2259568A1 (en) System, coding section, arrangement, coding apparatus, and method
TW347500B (en) Data order determining device
TW355901B (en) Image signal processing apparatus
JPS5730172A (en) Buffer memory control system
WO2000003254A3 (en) Circuit for determining the time difference between two edges of a first and of a second digital signal
CA2230286A1 (en) Device for communicating with a portable data medium
JPS6481540A (en) Reception signal switching device
JPS57113143A (en) Rearranging device for data in increasing or decreasing order
JPS59169230A (en) Command generator
JPS56161775A (en) Subscanning control system for facsimile