TW336344B - Trench isolation area and process for forming the same - Google Patents

Trench isolation area and process for forming the same

Info

Publication number
TW336344B
TW336344B TW086105686A TW86105686A TW336344B TW 336344 B TW336344 B TW 336344B TW 086105686 A TW086105686 A TW 086105686A TW 86105686 A TW86105686 A TW 86105686A TW 336344 B TW336344 B TW 336344B
Authority
TW
Taiwan
Prior art keywords
forming
trench isolation
trench
wafer
same
Prior art date
Application number
TW086105686A
Other languages
Chinese (zh)
Inventor
Dah-Chih Lin
Original Assignee
Taiwan Semiconductor Mfg Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Mfg Co Ltd filed Critical Taiwan Semiconductor Mfg Co Ltd
Priority to TW086105686A priority Critical patent/TW336344B/en
Application granted granted Critical
Publication of TW336344B publication Critical patent/TW336344B/en

Links

Landscapes

  • Element Separation (AREA)

Abstract

A process for forming trench isolation in a semiconductor wafer, which at least comprises: forming a trench in the wafer; forming a nitrogenous silicide layer on the wafer and depositing it along the surface of the trench; providing a predetermined amount of silicon in the trench; applying a heat treatment to convert the predetermined amount of silicon into a silicon oxide layer as the insulation material of the trench isolation; and removing the nitrogenous silicide layer formed on the wafer.
TW086105686A 1997-04-29 1997-04-29 Trench isolation area and process for forming the same TW336344B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW086105686A TW336344B (en) 1997-04-29 1997-04-29 Trench isolation area and process for forming the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW086105686A TW336344B (en) 1997-04-29 1997-04-29 Trench isolation area and process for forming the same

Publications (1)

Publication Number Publication Date
TW336344B true TW336344B (en) 1998-07-11

Family

ID=58263131

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086105686A TW336344B (en) 1997-04-29 1997-04-29 Trench isolation area and process for forming the same

Country Status (1)

Country Link
TW (1) TW336344B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7060588B2 (en) 2001-10-09 2006-06-13 Elpida Memory, Inc. Semiconductor device using shallow trench isolation and method of fabricating the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7060588B2 (en) 2001-10-09 2006-06-13 Elpida Memory, Inc. Semiconductor device using shallow trench isolation and method of fabricating the same

Similar Documents

Publication Publication Date Title
TW349247B (en) Process for producing semiconductor element
TW344897B (en) A process for forming gate oxides possessing different thicknesses on a semiconductor substrate
TW373235B (en) Method for fabricating a semiconductor device using lateral gettering
TW371789B (en) Method for fabricating a semiconductor device
TW350102B (en) Semiconductor device manufacturing method
TW328618B (en) A method for isolating an active region of an MOS semiconductor device using a planarized refill layer which is not substantially overpolished and an MOS device fabricated thereby
TW337040B (en) Method of doping trench sidewalls before trench etching
EP1365447A3 (en) Manufacturing method of semiconductor substrate
TW368727B (en) Manufacturing method for shallow trench isolation structure
TW369683B (en) A method for forming a semiconductor device having a shallow junction and a low sheet resistance
TW353206B (en) Process for producing self-aligned salicide having high temperature stability
TW336344B (en) Trench isolation area and process for forming the same
KR100239283B1 (en) Process for depositing highly doped polysilicon layer on stepped surface of semiconductor wafer resulting in enhanced step coverage
TW324836B (en) The manufacturing process of self-aligned silicide, CMP, self-aligned silicide semiconductor
TW302539B (en) Manufacturing method of deep submicron PMOS device shallow junction
EP0980091A3 (en) A method for decreasing channel hot carrier degradation
TW200511376A (en) Method for manufacturing semiconductor device
TW357412B (en) Method for forming a silicide region
TW429512B (en) Semiconductor device and method for manufacturing the same
KR970003835B1 (en) Manufacture of mos transistor of semiconductor device
TW346663B (en) Process for forming an oxidation isolation region in a substrate
TW332904B (en) The structure and producing method for deep trench of semiconductor
TW359001B (en) Method for forming semiconductor shallow slot insulation regions
TW341725B (en) Process for producing an N-type metal oxide semiconductor element
EP0949669A3 (en) Method of fabricating semiconductor device

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees