TW331665B - Read only memory cell to provide a production method for manufacturing the read only memory cell, and its distinguishing is the MOS transistor is arranged at special angle. - Google Patents

Read only memory cell to provide a production method for manufacturing the read only memory cell, and its distinguishing is the MOS transistor is arranged at special angle.

Info

Publication number
TW331665B
TW331665B TW085114695A TW85114695A TW331665B TW 331665 B TW331665 B TW 331665B TW 085114695 A TW085114695 A TW 085114695A TW 85114695 A TW85114695 A TW 85114695A TW 331665 B TW331665 B TW 331665B
Authority
TW
Taiwan
Prior art keywords
read
memory cell
mos transistor
distinguishing
manufacturing
Prior art date
Application number
TW085114695A
Other languages
Chinese (zh)
Inventor
Klose Helmut
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from DE19549486A external-priority patent/DE19549486C2/en
Priority claimed from DE19544327A external-priority patent/DE19544327C2/en
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of TW331665B publication Critical patent/TW331665B/en

Links

Abstract

The invention relates to a read-only memory cell arrangement having a substrate which comprises semiconductor material and has, in the region of a main area, memory cells arranged in a cell field. The invention is distinguished by the fact that the walls of the trench of the MOS transistor are arranged at an angle of approximately 45 C to approximately 80C with respect to the main area (3) of the substrate and are doped with a doping material of a predetermined conductivity in order to define the programming of the MOS transistor .
TW085114695A 1995-11-28 1996-11-28 Read only memory cell to provide a production method for manufacturing the read only memory cell, and its distinguishing is the MOS transistor is arranged at special angle. TW331665B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19549486A DE19549486C2 (en) 1995-11-28 1995-11-28 Fixed value memory cell arrangement and method for the production thereof
DE19544327A DE19544327C2 (en) 1995-11-28 1995-11-28 Fixed value memory cell arrangement and method for the production thereof

Publications (1)

Publication Number Publication Date
TW331665B true TW331665B (en) 1998-05-11

Family

ID=60654558

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085114695A TW331665B (en) 1995-11-28 1996-11-28 Read only memory cell to provide a production method for manufacturing the read only memory cell, and its distinguishing is the MOS transistor is arranged at special angle.

Country Status (1)

Country Link
TW (1) TW331665B (en)

Similar Documents

Publication Publication Date Title
TW357435B (en) 4F-square memory cell having vertical floating-gate transistors with self-aligned shallow trench isolation
US5837554A (en) Integrated circuit with EPROM cells
MX9710043A (en) Semiconductor device fabrication.
KR960008735B1 (en) Mos transistor and the manufacturing method thereof
TW338193B (en) Non-volatile semiconductor memory
TW328654B (en) The electrically programmable memory cell array and its manufacturing method
TW344899B (en) Semiconductor device and process for producing the same
TW359041B (en) Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping
DE69814363D1 (en) SCALABLE FLASH EEPROM STORAGE CELL, THEIR PRODUCTION PROCESS AND ITS APPLICATION
TW332924B (en) Semiconductor
TW374250B (en) Memory cell and its production method
TW351860B (en) Memory cell arrangement and method for its production
EP0936672A3 (en) Semiconductor device and method of manufacturing the same
WO2000041216A3 (en) Pmos avalanche programmed floating gate memory cell structure
EP0368097A3 (en) A cross-point contact-free floating-gate memory array with silicided buried bitlines
TW331665B (en) Read only memory cell to provide a production method for manufacturing the read only memory cell, and its distinguishing is the MOS transistor is arranged at special angle.
KR980006499A (en) Semiconductor device having double junction structure and manufacturing method
TW353802B (en) Semiconductor integrated circuit and manufacturing method therefor
ATE179550T1 (en) ELECTRICALLY ERASABLE AND PROGRAMMABLE NON-VOLATILE MEMORY CELL
TW371783B (en) Method for making transistors for semiconductor elements
TW366595B (en) NAND type non-volatile memory device
EP0794563A3 (en) Semiconductor device having oxygen-doped silicon layer so as to restrict diffusion from heavily doped silicon layer and process of fabrication thereof
TW258833B (en) Structure of flash memory cell and process thereof
TW346684B (en) Triple well flash memory and fabrication process
TW245829B (en) Process for mask read only memory with buried bit line