TW327227B - Data reading method and memory control device - Google Patents
Data reading method and memory control deviceInfo
- Publication number
- TW327227B TW327227B TW086100801A TW86100801A TW327227B TW 327227 B TW327227 B TW 327227B TW 086100801 A TW086100801 A TW 086100801A TW 86100801 A TW86100801 A TW 86100801A TW 327227 B TW327227 B TW 327227B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor memories
- address
- bus lines
- semiconductor
- reading method
- Prior art date
Links
Landscapes
- Read Only Memory (AREA)
- Dram (AREA)
Abstract
A reading method for reading data stored in a plurality of semiconductor memory devices on a main frame device, which is characterized in comprising the following steps: (1) providing at the same time a read command to a plurality of semiconductor memories of a semiconductor device on a main frame device via bus lines; (2)providing at the same time an address to the aforesaid plurality of semiconductor memories via the bus lines; (3) during the first and second steps, in response to the command and address, setting the data read from the memory region indicated by the address during a specified time period at the respective output ends of the plurality of semiconductor memories; and (4) after the specified time period, retrieving the read data at each of the output ends of the plurality of semiconductor memories in sequence via the bus lines.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3705496A JP3321587B2 (en) | 1996-02-01 | 1996-02-01 | Data rewriting method and memory control device in flash memory system |
Publications (1)
Publication Number | Publication Date |
---|---|
TW327227B true TW327227B (en) | 1998-02-21 |
Family
ID=12486867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086100801A TW327227B (en) | 1996-02-01 | 1997-01-24 | Data reading method and memory control device |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP3321587B2 (en) |
TW (1) | TW327227B (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6122195A (en) * | 1997-03-31 | 2000-09-19 | Lexar Media, Inc. | Method and apparatus for decreasing block write operation times performed on nonvolatile memory |
JP3680142B2 (en) * | 1997-12-05 | 2005-08-10 | 東京エレクトロンデバイス株式会社 | Storage device and access method |
JPH11305954A (en) * | 1998-04-27 | 1999-11-05 | Oki Electric Ind Co Ltd | Semiconductor memory device and reloading control method therefor |
JP2006215595A (en) * | 2005-02-01 | 2006-08-17 | Hitachi Ulsi Systems Co Ltd | Storage |
KR100706246B1 (en) | 2005-05-24 | 2007-04-11 | 삼성전자주식회사 | Memory card capable of improving read performance |
JP5598391B2 (en) * | 2011-03-22 | 2014-10-01 | 富士通セミコンダクター株式会社 | Semiconductor memory and system |
CN108597470B (en) * | 2018-05-08 | 2021-01-01 | Tcl华星光电技术有限公司 | Display device driving system and method and display device |
-
1996
- 1996-02-01 JP JP3705496A patent/JP3321587B2/en not_active Expired - Fee Related
-
1997
- 1997-01-24 TW TW086100801A patent/TW327227B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP3321587B2 (en) | 2002-09-03 |
JPH09213064A (en) | 1997-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4172282A (en) | Processor controlled memory refresh | |
TW368654B (en) | Multi-group synchronized semiconductor memory device for easy control on the resetting groups | |
TW345661B (en) | Semiconductor memory device and its driving method | |
EP0389202A3 (en) | Dynamic random access memory having improved word line control | |
TW279218B (en) | Low pin count-wide memory devices and systems and methods using the same | |
TW337046B (en) | Semiconductor memory and the memory system | |
EP0840324A3 (en) | Semiconductor memory and method for accessing the same | |
TW330265B (en) | Semiconductor apparatus | |
MY104737A (en) | Apparatus and method for accessing data stored in a page mode memory. | |
EP0239224A3 (en) | Random access memory apparatus | |
KR950010564B1 (en) | Data output buffer of synchronous semiconductor memory device | |
KR860002874A (en) | Semiconductor memory device | |
TW327227B (en) | Data reading method and memory control device | |
TW430815B (en) | Semiconductor integrated circuit memory and, bus control method | |
EP0353610A3 (en) | Multiplexing apparatus | |
TW326536B (en) | Single-chip memory system having a page access mode | |
TW332355B (en) | Semiconductor device having a latch circuit for latching externally input data | |
EP0214050B1 (en) | Parallel row-to-row data transfer in random access memories | |
TW330293B (en) | Memory chip architecture and packaging method with increased production yield | |
ES2003272A6 (en) | Apparatus and method for tdm data switching. | |
JPH0246490A (en) | Memory circuit | |
CA2116314A1 (en) | Apparatus and method for achieving high-speed data read access to memory | |
TW326512B (en) | Pre-charging output peripheral for direct memory access operation | |
KR100211076B1 (en) | Address space extension apparatus | |
KR970029870A (en) | Multi Storage Memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |