TW291591B - Manufacturing method of forming shallow junction under low temperature - Google Patents

Manufacturing method of forming shallow junction under low temperature

Info

Publication number
TW291591B
TW291591B TW83112107A TW83112107A TW291591B TW 291591 B TW291591 B TW 291591B TW 83112107 A TW83112107 A TW 83112107A TW 83112107 A TW83112107 A TW 83112107A TW 291591 B TW291591 B TW 291591B
Authority
TW
Taiwan
Prior art keywords
metal layer
silicon substrate
forming
shallow junction
manufacturing
Prior art date
Application number
TW83112107A
Other languages
Chinese (zh)
Inventor
Hoang-Jong Jeng
Jeng-Tarng Lin
Peir-Fen Jou
Original Assignee
Nat Science Council
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nat Science Council filed Critical Nat Science Council
Priority to TW83112107A priority Critical patent/TW291591B/en
Application granted granted Critical
Publication of TW291591B publication Critical patent/TW291591B/en

Links

Landscapes

  • Electrodes Of Semiconductors (AREA)

Abstract

A manufacturing method of forming shallow junction under low temperature, which is applicable to one silicon substrate with first conductivity, in which on the silicon substrate there is formed active area, comprises of: (1) forming one Pd metal layer on the silicon substrate; (2) forming one silicon material layer on the Pd metal layer; (3) performing one ion implantation to implant second-type impurity into the Pd metal layer; (4) performing one annealing process to make the Pd metal layer react with the silicon substrate to Pd silicide, and pushing the second-type impurity form the Pd metal layer into the silicon substrate, forming second-type doped area with shallow junction.
TW83112107A 1994-12-23 1994-12-23 Manufacturing method of forming shallow junction under low temperature TW291591B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW83112107A TW291591B (en) 1994-12-23 1994-12-23 Manufacturing method of forming shallow junction under low temperature

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW83112107A TW291591B (en) 1994-12-23 1994-12-23 Manufacturing method of forming shallow junction under low temperature

Publications (1)

Publication Number Publication Date
TW291591B true TW291591B (en) 1996-11-21

Family

ID=51398335

Family Applications (1)

Application Number Title Priority Date Filing Date
TW83112107A TW291591B (en) 1994-12-23 1994-12-23 Manufacturing method of forming shallow junction under low temperature

Country Status (1)

Country Link
TW (1) TW291591B (en)

Similar Documents

Publication Publication Date Title
WO1997036318A3 (en) A method for producing a semiconductor device having a semiconductor layer of sic and such a device
US5536676A (en) Low temperature formation of silicided shallow junctions by ion implantation into thin silicon films
TW346652B (en) Semiconductor production process
KR900005610A (en) Method for manufacturing self-aligned transistor using amorphous silicon
TW349247B (en) Process for producing semiconductor element
US4764478A (en) Method of manufacturing MOS transistor by dual species implantation and rapid annealing
US5021851A (en) NMOS source/drain doping with both P and As
US4354307A (en) Method for mass producing miniature field effect transistors in high density LSI/VLSI chips
US5389809A (en) Silicided MOS transistor
TW369683B (en) A method for forming a semiconductor device having a shallow junction and a low sheet resistance
EP0746018A3 (en) Process for forming a refractory metal silicide film having a uniform thickness
EP0884773A3 (en) Method of making an MIS transistor
TW291591B (en) Manufacturing method of forming shallow junction under low temperature
US4380113A (en) Process for fabricating a high capacity memory cell
TW302539B (en) Manufacturing method of deep submicron PMOS device shallow junction
EP0938130A3 (en) A process for fabricating a device with shallow junctions
EP0361078A3 (en) Method of producing a semiconductor device having shallow highly doped regions
TW263603B (en) Process of producing low temperature shallow junction by using silicide
JPH03209834A (en) Manufacture of mis semiconductor device
TW200415779A (en) Method of manufacturing CMOS semiconductor device
JPS57204170A (en) Manufacture of mos type field effect transistor
KR970007827B1 (en) Fabricating method of semiconductor device
KR100256803B1 (en) Method for forming shallow junction in semiconductor device
KR940002775B1 (en) Manufacturing method for semiconductor element
KR970003835B1 (en) Manufacture of mos transistor of semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees