TW269074B - Circuit which includes cells with high fanout requirements which has a reduced RC delay - Google Patents
Circuit which includes cells with high fanout requirements which has a reduced RC delayInfo
- Publication number
- TW269074B TW269074B TW084107129A TW84107129A TW269074B TW 269074 B TW269074 B TW 269074B TW 084107129 A TW084107129 A TW 084107129A TW 84107129 A TW84107129 A TW 84107129A TW 269074 B TW269074 B TW 269074B
- Authority
- TW
- Taiwan
- Prior art keywords
- circuit
- delay
- reduced
- high fanout
- requirements
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
- G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
- G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/506—Indexing scheme relating to groups G06F7/506 - G06F7/508
- G06F2207/5063—2-input gates, i.e. only using 2-input logical gates, e.g. binary carry look-ahead, e.g. Kogge-Stone or Ladner-Fischer adder
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Apparatus Associated With Microorganisms And Enzymes (AREA)
- Semiconductor Integrated Circuits (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US32314994A | 1994-10-14 | 1994-10-14 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW269074B true TW269074B (en) | 1996-01-21 |
Family
ID=23257917
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW084107129A TW269074B (en) | 1994-10-14 | 1995-07-10 | Circuit which includes cells with high fanout requirements which has a reduced RC delay |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP0707262A1 (zh) |
JP (1) | JP3238052B2 (zh) |
KR (1) | KR960015198A (zh) |
CN (1) | CN1126859A (zh) |
BR (1) | BR9504270A (zh) |
CA (1) | CA2155379A1 (zh) |
TW (1) | TW269074B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8081278B2 (en) | 2008-07-11 | 2011-12-20 | Au Optronics Corporation | Multidomain-vertical-alignment transreflective LCD |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2775531B1 (fr) * | 1998-02-27 | 2001-10-12 | Sgs Thomson Microelectronics | Additionneur numerique rapide |
GB9817899D0 (en) | 1998-08-17 | 1998-10-14 | Sgs Thomson Microelectronics | Designing addition circuits |
US20030069914A1 (en) * | 1998-09-03 | 2003-04-10 | Agilent Technologies | Carry lookahead adder having a reduced fanout architecture |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1989008294A1 (en) * | 1988-02-29 | 1989-09-08 | Chopp Computer Corporation | Carry generation method and apparatus |
IT1249833B (it) * | 1990-11-13 | 1995-03-28 | Tong Lung Metal Ind Co Ltd | Serratura a codice meccanico |
US5278783A (en) * | 1992-10-30 | 1994-01-11 | Digital Equipment Corporation | Fast area-efficient multi-bit binary adder with low fan-out signals |
US5396435A (en) * | 1993-02-10 | 1995-03-07 | Vlsi Technology, Inc. | Automated circuit design system and method for reducing critical path delay times |
-
1995
- 1995-07-10 TW TW084107129A patent/TW269074B/zh active
- 1995-08-03 CA CA002155379A patent/CA2155379A1/en not_active Abandoned
- 1995-09-22 EP EP95480133A patent/EP0707262A1/en not_active Withdrawn
- 1995-09-22 CN CN95117384A patent/CN1126859A/zh active Pending
- 1995-10-04 BR BR9504270A patent/BR9504270A/pt not_active Application Discontinuation
- 1995-10-05 JP JP25910695A patent/JP3238052B2/ja not_active Expired - Fee Related
- 1995-10-13 KR KR1019950035302A patent/KR960015198A/ko not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8081278B2 (en) | 2008-07-11 | 2011-12-20 | Au Optronics Corporation | Multidomain-vertical-alignment transreflective LCD |
Also Published As
Publication number | Publication date |
---|---|
EP0707262A1 (en) | 1996-04-17 |
CA2155379A1 (en) | 1996-04-15 |
JPH08123666A (ja) | 1996-05-17 |
CN1126859A (zh) | 1996-07-17 |
KR960015198A (ko) | 1996-05-22 |
JP3238052B2 (ja) | 2001-12-10 |
BR9504270A (pt) | 1998-12-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU5549480A (en) | Power sources in data processing | |
TW269074B (en) | Circuit which includes cells with high fanout requirements which has a reduced RC delay | |
CA2032435A1 (en) | High performance adder using carry predictions | |
JPS5342533A (en) | Interlock unit for memory content alteration | |
AU562447B2 (en) | Electrolytis cell with floating conducting screen | |
JPS5419614A (en) | Digital input circuit | |
JPS52154167A (en) | Mobile crushing facility | |
JPS5319065A (en) | Electronic timepiece | |
EP0218071A3 (en) | Adder cell for a carry ripple adder of the cmos technique | |
JPS5416652A (en) | Corrector for load unbalance | |
JPS5412415A (en) | Inverter protection system | |
JPS5486242A (en) | Nor type decoder circuit | |
JPS51137455A (en) | Electronic clock | |
JPS5242330A (en) | Information input memory unit | |
JPS5362436A (en) | Fast feeder for decoder output | |
JPS5235954A (en) | Self-operation confirming circuit | |
JPS5387630A (en) | Information processing unit | |
JPS53105354A (en) | Transmission circuit for double-current signal | |
Bakhalbashian et al. | The principle of electrostatic stationarity and electrical fields of the sun and planets. | |
JPS5430430A (en) | Protective system for inverter system | |
McBurney | Overview of the tri-service hybrid microelectronics MM and T programs | |
JO1736B1 (en) | A general high-performance method for calculating multiple functions and their practical applications | |
JPS5328348A (en) | Interface circuit | |
JPS5339034A (en) | Urgent power supply cut-off control system for data process system | |
JPS5388135A (en) | Controller for power consumption |