TW256944B - IC buried contact process - Google Patents
IC buried contact processInfo
- Publication number
- TW256944B TW256944B TW83107785A TW83107785A TW256944B TW 256944 B TW256944 B TW 256944B TW 83107785 A TW83107785 A TW 83107785A TW 83107785 A TW83107785 A TW 83107785A TW 256944 B TW256944 B TW 256944B
- Authority
- TW
- Taiwan
- Prior art keywords
- forming
- layer
- conductive layer
- active area
- contact
- Prior art date
Links
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
An IC buried contact process includes: (1) forming oxide on one Si substrate to define active area; (2) in sequence forming one gate oxide, one first conductive layer, and one masking layer covering the Si substrate; (3) forming one U-form trench in the masking layer, the first conductive layer, and the gate oxide layer, which is located on the active area edge and extended to on the field oxide layer; (4) forming one second conductive layer filling up the U-form trench in order to forming one U-form contact plug; (5) etching the specified area of masking layer, the first conductive layer, and the second conductive layer to form gate electrode and contact interconnection, in which the gate electrode is cross the active area enter, and the contact interconnection crosses over the field oxide and connects to other active area with the U-form contact plug as starting point; (6) ion implanting with the gate electrode and the contact interconnection as mask, forming heavily doped source/drain electrode area on the Si substrate; (7) forming one pre-metal dielectric layer, completing the buried contact process.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83107785A TW256944B (en) | 1994-08-24 | 1994-08-24 | IC buried contact process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83107785A TW256944B (en) | 1994-08-24 | 1994-08-24 | IC buried contact process |
Publications (1)
Publication Number | Publication Date |
---|---|
TW256944B true TW256944B (en) | 1995-09-11 |
Family
ID=51401684
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW83107785A TW256944B (en) | 1994-08-24 | 1994-08-24 | IC buried contact process |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW256944B (en) |
-
1994
- 1994-08-24 TW TW83107785A patent/TW256944B/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5372960A (en) | Method of fabricating an insulated gate semiconductor device | |
US5501996A (en) | Method of manufacture of high coupling ratio single polysilicon floating gate EPROM or EEPROM cell | |
CA1151295A (en) | Dual resistivity mos devices and method of fabrication | |
TW334612B (en) | Silicon on insulator buried plate trench capacitor | |
AU8380098A (en) | Self-aligned power field effect transistor in silicon carbide | |
US5607881A (en) | Method of reducing buried contact resistance in SRAM | |
US4318216A (en) | Extended drain self-aligned silicon gate MOSFET | |
TW334590B (en) | Semiconductor device and its manufacture | |
WO2001020656A3 (en) | Dmos transistor having a trench gate electrode and method of making the same | |
US5942785A (en) | Poly plug to reduce buried contact series resistance | |
US5089870A (en) | Soi mos transistor with a substrate-source connection | |
TW328650B (en) | The MOS device and its manufacturing method | |
CA2009068A1 (en) | Trench jfet integrated circuit elements | |
WO2003044853B1 (en) | Substrate contact in soi and method therefor | |
TW256944B (en) | IC buried contact process | |
MY121099A (en) | Device contact structure and method for fabricating same. | |
TW373338B (en) | A semiconductor device having an SOI structure and a method for manufacturing the same | |
KR950021134A (en) | Contact formation method of semiconductor device | |
KR19980053138A (en) | Mask ROM Coding Method | |
ATE179552T1 (en) | CONNECTION TERMINAL | |
KR890005885A (en) | Manufacturing method of bipolar transistor | |
JPH07273329A (en) | Semiconductor device and its manufacture | |
KR0144172B1 (en) | Mask ROM Manufacturing Method | |
TW375833B (en) | Method for forming capacitors in DRAM cells | |
TW250582B (en) | Buried contact process |