TW243516B - Address converting device - Google Patents

Address converting device

Info

Publication number
TW243516B
TW243516B TW83102070A TW83102070A TW243516B TW 243516 B TW243516 B TW 243516B TW 83102070 A TW83102070 A TW 83102070A TW 83102070 A TW83102070 A TW 83102070A TW 243516 B TW243516 B TW 243516B
Authority
TW
Taiwan
Prior art keywords
directional
adder
bits
inputting
circuit connected
Prior art date
Application number
TW83102070A
Other languages
Chinese (zh)
Inventor
Lih-Der Lin
Jiunn-Ming Ju
Original Assignee
Ind Tech Res Inst
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ind Tech Res Inst filed Critical Ind Tech Res Inst
Priority to TW83102070A priority Critical patent/TW243516B/en
Application granted granted Critical
Publication of TW243516B publication Critical patent/TW243516B/en

Links

Abstract

A device for converting two dimensional address into linear address includes: 1. adder for outputting linear address with different resolutions; 2. the first circuit connected to the adder, in the condition that the X directional resolution is not 1024, according to different resolution selectively receiving the 0-th to the i-th X directional by pass bits not adding with Y directional bits to get the first total value, and inputting it to the adder; 3. the second circuit connected to the adder, according to different resolution selectively receiving the i+1-th to the i+4-th X directional bits and Y directional bits which could be added to the X directional bits to get the second total value, and inputting it to the adder and outputting the X directional i+5-th bit if possible; 4. the third circuit connected to the adder, receiving the i+5-th X directional bits and the Y directional bits which does not add with the four X directional bits to get the second total value, and inputting it to the adder.
TW83102070A 1994-03-07 1994-03-07 Address converting device TW243516B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW83102070A TW243516B (en) 1994-03-07 1994-03-07 Address converting device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW83102070A TW243516B (en) 1994-03-07 1994-03-07 Address converting device

Publications (1)

Publication Number Publication Date
TW243516B true TW243516B (en) 1995-03-21

Family

ID=51401017

Family Applications (1)

Application Number Title Priority Date Filing Date
TW83102070A TW243516B (en) 1994-03-07 1994-03-07 Address converting device

Country Status (1)

Country Link
TW (1) TW243516B (en)

Similar Documents

Publication Publication Date Title
ES2007031A6 (en) Functional units for computers.
EP0551214A3 (en) Encoder, data detecting semiconductor integrated circuit applicable to the same and dynamic sense amplifier
CA2096432A1 (en) Maximum search circuit
TW376581B (en) Data processor
EP0328063A3 (en) Absolute value calculating circuit having a single adder
GB2325322B (en) A high speed and low power signal line driver and a semiconductor memory device using the same
ATE227904T1 (en) TWO-WAY SIGNAL TRANSMISSION ARRANGEMENT
KR900002317A (en) Power chip and signal line busing method of memory chip
EP0314034A3 (en) Logic operation circuit
EP0352991A3 (en) Facsimile apparatus
WO2000004645A1 (en) De-interleave circuit
IT1214606B (en) INTEGRATED DYNAMIC PROTECTION DEVICE, IN PARTICULAR FOR INTEGRATED CIRCUITS WITH INPUT IN MOS TECHNOLOGY.
TW243516B (en) Address converting device
EP0639824A3 (en) High resolution key sensor incorporated in keyboard musical instrument.
Haagsma et al. Decision support systems: An integrated and distributed approach
EP0387039A3 (en) Output device
KR920022286A (en) Semiconductor memory device with high speed address bus and optional power supply control circuit
EP0667619A4 (en) Information processing apparatus.
TW430816B (en) Integrated memory
GB9909254D0 (en) A Computer Interface
IT8819991A0 (en) HIGH OUTPUT RESISTANCE STAGE IN MOS TECHNOLOGY, PARTICULARLY FOR INTEGRATED CIRCUITS.
CA2127520A1 (en) Signal Processing Circuit
Herwig Building the Kaiser's Navy: The Imperial Naval Office and German, Industry in the von Tirpitz Era, 1890-1919
TW258843B (en) Zero flag generator for adder
Pezold et al. A status survey of the western sand darter, Ammocrypta clara, in the Big Black River, Mississippi

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent