TW234227B - Decreasing length tracebacks - Google Patents

Decreasing length tracebacks

Info

Publication number
TW234227B
TW234227B TW83102912A TW83102912A TW234227B TW 234227 B TW234227 B TW 234227B TW 83102912 A TW83102912 A TW 83102912A TW 83102912 A TW83102912 A TW 83102912A TW 234227 B TW234227 B TW 234227B
Authority
TW
Taiwan
Prior art keywords
traceback
decoded
symbol
length
trellis
Prior art date
Application number
TW83102912A
Other languages
Chinese (zh)
Inventor
David Mark Blaker
Gregory Stephen Ellard
Mohammad Shafiul Mobin
Original Assignee
At & T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by At & T Corp filed Critical At & T Corp
Application granted granted Critical
Publication of TW234227B publication Critical patent/TW234227B/en

Links

Landscapes

  • Error Detection And Correction (AREA)

Abstract

A communication system including a Viterbi decoder for tracing a path through a trellis of individual state information and method of operation are disclosed. The traceback determines a decoded symbol. A matrix of surviving branch data is stored in an array of registers. Operating the system includes initiating a first traceback from a storage register at a first symbol instant. The traceback traces a path back through the trellis a first predetermined number of symbol instants to determine a first decoded symbol. The length of the traceback is changed and another traceback is executed. This process is repeated until all remaining final decoded symbols are decoded. In an alternate embodiment, the traceback length is repreatedly decremented by one less than the constraint length, with each traceback obtaining multiple decoded symbols.
TW83102912A 1994-03-03 1994-04-02 Decreasing length tracebacks TW234227B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US17493394A 1994-03-03 1994-03-03

Publications (1)

Publication Number Publication Date
TW234227B true TW234227B (en) 1994-11-11

Family

ID=51348783

Family Applications (1)

Application Number Title Priority Date Filing Date
TW83102912A TW234227B (en) 1994-03-03 1994-04-02 Decreasing length tracebacks

Country Status (1)

Country Link
TW (1) TW234227B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7781892B2 (en) 2005-12-22 2010-08-24 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method of fabricating same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7781892B2 (en) 2005-12-22 2010-08-24 Taiwan Semiconductor Manufacturing Company, Ltd. Interconnect structure and method of fabricating same

Similar Documents

Publication Publication Date Title
JP3900637B2 (en) Viterbi decoder
US5151904A (en) Reconfigurable, multi-user viterbi decoder
US5432804A (en) Digital processor and viterbi decoder having shared memory
DE69429356D1 (en) SERIAL VITERBI DECODER FOR DIFFERENT BITRATES IN CDMA SYSTEMS
ATE439705T1 (en) DECODER WITH ANALOG VALUE DECISIONS FOR DECODING CONFLICTIONAL CODE WORDS
EP0819341B1 (en) Multiport ram for use within a viterbi decoder
US6333954B1 (en) High-speed ACS for Viterbi decoder implementations
KR100285067B1 (en) Addition comparison selection circuit of Viterbi decoder
KR950016118A (en) Digital communication system operating system and integrated circuit
KR100336246B1 (en) Integrated circuit with digital processor and co-processor
US7590928B2 (en) Apparatus and method for Viterbi decoding
KR950022523A (en) Digital communication system operation method and decode device and integrated circuit
TW234227B (en) Decreasing length tracebacks
US5828675A (en) Viterbi decoder circuit
US7149952B2 (en) Memory management algorithm for trellis decoders
EP1024603A2 (en) Method and apparatus to increase the speed of Viterbi decoding
US8006066B2 (en) Method and circuit configuration for transmitting data between a processor and a hardware arithmetic-logic unit
MX9804018A (en) Method and apparatus for conditionally combining bit metrics in a viterbi decoder for decoding a received information signal.
KR20000020953A (en) Path memory unit of viterbi decoder
JPH11234144A (en) Method and device for re-encoding decoded data