TW202340948A - 用於處置儲存在陣列儲存器中之資料元素之技術 - Google Patents

用於處置儲存在陣列儲存器中之資料元素之技術 Download PDF

Info

Publication number
TW202340948A
TW202340948A TW112112819A TW112112819A TW202340948A TW 202340948 A TW202340948 A TW 202340948A TW 112112819 A TW112112819 A TW 112112819A TW 112112819 A TW112112819 A TW 112112819A TW 202340948 A TW202340948 A TW 202340948A
Authority
TW
Taiwan
Prior art keywords
array
vector
vectors
data elements
storage
Prior art date
Application number
TW112112819A
Other languages
English (en)
Chinese (zh)
Inventor
阿諾菲利普克勞德 格拉塞
伊蓮娜 米拉諾維奇
Original Assignee
英商Ａｒｍ股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 英商Ａｒｍ股份有限公司 filed Critical 英商Ａｒｍ股份有限公司
Publication of TW202340948A publication Critical patent/TW202340948A/zh

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30196—Instruction operation extension or modification using decoder, e.g. decoder per instruction set, adaptable or programmable decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
TW112112819A 2022-04-13 2023-04-06 用於處置儲存在陣列儲存器中之資料元素之技術 TW202340948A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB2205491.0 2022-04-13
GB2205491.0A GB2617828B (en) 2022-04-13 2022-04-13 Technique for handling data elements stored in an array storage

Publications (1)

Publication Number Publication Date
TW202340948A true TW202340948A (zh) 2023-10-16

Family

ID=81653132

Family Applications (1)

Application Number Title Priority Date Filing Date
TW112112819A TW202340948A (zh) 2022-04-13 2023-04-06 用於處置儲存在陣列儲存器中之資料元素之技術

Country Status (9)

Country Link
US (1) US12504973B2 (enExample)
EP (1) EP4508529A1 (enExample)
JP (1) JP2025511829A (enExample)
KR (1) KR20250002371A (enExample)
CN (1) CN119137578A (enExample)
GB (1) GB2617828B (enExample)
IL (1) IL315584A (enExample)
TW (1) TW202340948A (enExample)
WO (1) WO2023199014A1 (enExample)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3544965A (en) * 1966-03-25 1970-12-01 Burroughs Corp Data processing system
US20040054877A1 (en) * 2001-10-29 2004-03-18 Macy William W. Method and apparatus for shuffling data
US7043518B2 (en) * 2003-07-31 2006-05-09 Cradle Technologies, Inc. Method and system for performing parallel integer multiply accumulate operations on packed data
US8549265B2 (en) * 2008-08-15 2013-10-01 Apple Inc. Processing vectors using wrapping shift instructions in the macroscalar architecture
US10990396B2 (en) * 2018-09-27 2021-04-27 Intel Corporation Systems for performing instructions to quickly convert and use tiles as 1D vectors
US11074214B2 (en) * 2019-08-05 2021-07-27 Arm Limited Data processing
US20210406018A1 (en) * 2020-06-27 2021-12-30 Intel Corporation Apparatuses, methods, and systems for instructions for moving data between tiles of a matrix operations accelerator and vector registers

Also Published As

Publication number Publication date
GB2617828A (en) 2023-10-25
GB2617828B (en) 2024-06-19
JP2025511829A (ja) 2025-04-16
IL315584A (en) 2024-11-01
US20250173148A1 (en) 2025-05-29
WO2023199014A1 (en) 2023-10-19
US12504973B2 (en) 2025-12-23
KR20250002371A (ko) 2025-01-07
GB202205491D0 (en) 2022-05-25
EP4508529A1 (en) 2025-02-19
CN119137578A (zh) 2024-12-13

Similar Documents

Publication Publication Date Title
US12288071B2 (en) Register addressing information for data transfer instruction
KR102425668B1 (ko) 데이터 처리장치에서의 곱셈-누적
JP2020527778A (ja) レジスタ・ベースの行列乗算
KR102584031B1 (ko) 데이터 처리장치에서의 요소 바이 벡터 연산
TW202411860A (zh) 多外積指令
US11093243B2 (en) Vector interleaving in a data processing apparatus
TW202340948A (zh) 用於處置儲存在陣列儲存器中之資料元素之技術
TW202340947A (zh) 用於處置儲存在陣列儲存器中之資料元素之技術
TW202349232A (zh) 用於執行外積操作之技術
WO2025198957A1 (en) Task assignment in heterogeneous multi-chiplet processors