TW202321928A - Control system - Google Patents
Control system Download PDFInfo
- Publication number
- TW202321928A TW202321928A TW110142478A TW110142478A TW202321928A TW 202321928 A TW202321928 A TW 202321928A TW 110142478 A TW110142478 A TW 110142478A TW 110142478 A TW110142478 A TW 110142478A TW 202321928 A TW202321928 A TW 202321928A
- Authority
- TW
- Taiwan
- Prior art keywords
- data signal
- real
- control signal
- time clock
- control system
- Prior art date
Links
Images
Landscapes
- Electric Clocks (AREA)
Abstract
Description
本發明關於一種控制系統,尤指一種可控制儲存裝置以於預定時間執行預定操作之控制系統。The present invention relates to a control system, in particular to a control system capable of controlling a storage device to perform a predetermined operation at a predetermined time.
隨著智慧物聯網等應用之興起,對於儲存裝置之管理和維護的需求也隨之增加。現行的儲存裝置之資料傳輸,常可使用頻外(Out of Band,OOB)方式傳輸指令及執行相關控制。頻外方式可於作業系統(Operating System,OS)的程式執行快取之後,透過額外的硬體,以進行遠端管理功能。於目前的工業或商用電腦系統之架構中,可外接頻外(OOB)模組至儲存裝置,以採用頻外方式管理、觸發或驅動主機系統之開機、關機及重置等功能。此種硬體模組之設計,須外接額外的網路系統,通常須以頻外模組之一端外接網路,而另一端連接於系統電源開關及儲存裝置,以進行控制。此架構雖可堪用,但使用外接的頻外模組,將提高成本,例如,設備成本及全時連網之資料量皆居高不下。因此,本領域尚缺適宜的解決方案,以改善相關的系統架構及操作流程。With the rise of applications such as the smart Internet of Things, the demand for management and maintenance of storage devices also increases. The current data transmission of the storage device can often use the out-of-band (OOB) method to transmit instructions and execute related controls. The out-of-band method can perform remote management functions through additional hardware after the operating system (Operating System, OS) program executes the cache. In the current industrial or commercial computer system architecture, an out-of-band (OOB) module can be connected to the storage device to manage, trigger or drive the host system's startup, shutdown and reset functions in an out-of-band way. The design of this kind of hardware module needs to be connected to an additional network system. Usually, one end of the out-of-band module needs to be connected to the network, and the other end is connected to the system power switch and storage device for control. Although this architecture can be used, the use of external out-of-band modules will increase the cost. For example, the cost of equipment and the amount of data connected to the Internet all the time remain high. Therefore, there is still a lack of suitable solutions in this field to improve related system architectures and operating procedures.
實施例提供一種控制系統,包含一儲存裝置及一受控裝置。該儲存裝置包含一實時時鐘、一控制器及一針腳連接器。該實時時鐘用以存取對應於一第一控制訊號之一第一資料訊號及於一預定時間輸出該第一控制訊號。該實時時鐘包含一第一端、一第二端、一第三端及一第四端,其中該第一端用以輸出該第一控制訊號,該第二端用以存取該第一資料訊號,該第三端耦接於一電池且用以接收一電池電力,且該第四端耦接於一備用電源且用以接收一備用電力。當耦接於該儲存裝置之一外部電源停止供電時,該實時時鐘由該電池電力及/或該備用電力供電而保持運作。該控制器用以存取該第一資料訊號及存取對應於該第一資料訊號之一第二資料訊號。該控制器包含一第一端及一第二端,其中該第一端耦接於該實時時鐘之該第二端且用以存取該第一資料訊號,且該第二端用以存取該第二資料訊號。該針腳連接器用以接收該第一控制訊號及據以輸出一第二控制訊號,且該針腳連接器包含一第一端及一第二端,其中該第一端耦接於該實時時鐘之該第一端且用以接收該第一控制訊號,且該第二端用以輸出該第二控制訊號。該受控裝置耦接於該針腳連接器之該第二端,用以接收該第二控制訊號及據以於該預定時間執行一預定操作。The embodiment provides a control system including a storage device and a controlled device. The storage device includes a real-time clock, a controller and a pin connector. The real-time clock is used for accessing a first data signal corresponding to a first control signal and outputting the first control signal at a predetermined time. The real-time clock includes a first terminal, a second terminal, a third terminal and a fourth terminal, wherein the first terminal is used to output the first control signal, and the second terminal is used to access the first data signal, the third end is coupled to a battery and used to receive a battery power, and the fourth end is coupled to a backup power source and used to receive a backup power. When an external power source coupled to the storage device stops supplying power, the real-time clock is powered by the battery power and/or the backup power to keep running. The controller is used for accessing the first data signal and accessing a second data signal corresponding to the first data signal. The controller includes a first terminal and a second terminal, wherein the first terminal is coupled to the second terminal of the real-time clock and used to access the first data signal, and the second terminal is used to access the second data signal. The pin connector is used to receive the first control signal and output a second control signal accordingly, and the pin connector includes a first end and a second end, wherein the first end is coupled to the real-time clock The first terminal is used for receiving the first control signal, and the second terminal is used for outputting the second control signal. The controlled device is coupled to the second end of the pin connector for receiving the second control signal and performing a predetermined operation at the predetermined time accordingly.
為了改善相關的系統架構,以處理上述的難題,本發明之實施例可提供具時間控制功能之儲存裝置的控制系統,如下所述。In order to improve the related system architecture to deal with the above problems, the embodiment of the present invention can provide a control system of a storage device with a time control function, as described below.
第1圖為實施例中,控制系統100之示意圖。控制系統100可包含儲存裝置110及受控裝置120。儲存裝置110可包含實時時鐘(real-time clock,RTC)112、控制器114及針腳連接器(pin connector)116。實時時鐘112可用以存取對應於第一控制訊號Sc1之第一資料訊號Sd1,及於預定時間輸出第一控制訊號Sc1。實時時鐘112可包含第一端、第二端、第三端及第四端,其中第一端可用以輸出第一控制訊號Sc1,第二端可用以存取第一資料訊號Sd1,第三端可耦接於電池118且用以接收電池電力P1,且第四端可耦接於備用電源119且用以接收備用電力P2。FIG. 1 is a schematic diagram of a
根據實施例,當耦接於儲存裝置110之外部電源停止供電時,實時時鐘112可由電池電力P1及/或備用電力P2供電而保持運作。因此,即使在關機之模式中,實時時鐘112仍可計數正確的時間,以於預定時間執行預定操作。According to an embodiment, when the external power supply coupled to the
控制器114可用以存取第一資料訊號Sd1及存取對應於第一資料訊號Sd1之第二資料訊號Sd2,且控制器114包含第一端及第二端,其中第一端耦接於實時時鐘112之第二端且用以存取第一資料訊號Sd1,且第二端用以存取第二資料訊號Sd2。The
針腳連接器116用以接收第一控制訊號Sc1及據以輸出第二控制訊號Sc2,且針腳連接器116可包含第一端及第二端,其中第一端耦接於實時時鐘112之第一端且用以接收第一控制訊號Sc1,且第二端用以輸出第二控制訊號Sc2。The
受控裝置120可耦接於針腳連接器116之第二端,用以接收第二控制訊號Sc2及據以於預定時間執行預定操作。The controlled
根據實施例,儲存裝置110可包含固態硬碟(solid-state drive,SSD)裝置。如第1圖所示,儲存裝置110可另包含儲存單元115,用以儲存資料,舉例而言,儲存單元115可包含非揮發性記憶體,例如快閃(flash)記憶體,反及(NAND)快閃記憶體等。According to an embodiment, the
根據實施例,受控裝置120可為主機之主電源(main power)控制單元,且上述之預定操作可包含控制主電源控制單元,以對主機執行開機操作、關機操作及/或重置操作。根據實施例,對應於第二資料訊號Sd2之第一資料訊號Sd1可用以通知實時時鐘112上述的預定時間及預定操作;此外,根據實施例,當實時時鐘112輸出第一控制訊號Sc1,實時時鐘112可輸出第一資料訊號Sd1以通知控制器114,以使控制器114據以產生第二資料訊號Sd2,以進行回報。According to an embodiment, the controlled
下文以舉例方式,說明控制系統100之應用情境。舉例而言,若商店之電子顯示器預定於上午7時開機,則如第1圖所示,可透過第二資料訊號Sd2將上午7時(亦即預定時間)及開機指令(亦即,對應於預定操作)傳送至控制器114,再由控制器114根據第二資料訊號Sd2傳送第一資料訊號Sd1至實時時鐘112。實時時鐘112可根據第一資料訊號Sd1,於上午7時(亦即預定時間)輸出第一控制訊號Sc1以使針腳連接器116據以輸出第二控制訊號Sc2,以執行開機操作(亦即預定操作)。當實時時鐘112輸出第一控制訊號Sc1以進行開機操作時,實時時鐘112可輸出第一資料訊號Sd1至控制器114以通知控制器114,以使控制器114據以產生第二資料訊號Sd2,以進行回報,例如回報給使用者或外部的控制裝置。The application scenarios of the
同理,舉例而言,若商店之電子顯示器預定於晚間23時關機,則如第1圖所示,可透過第二資料訊號Sd2將晚間23時(亦即預定時間)及關機指令(亦即,對應於預定操作)傳送至控制器114,再由控制器114根據第二資料訊號Sd2傳送第一資料訊號Sd1至實時時鐘112。實時時鐘112可根據第一資料訊號Sd1,於晚間23時(亦即預定時間)輸出第一控制訊號Sc1,以使針腳連接器116據以輸出第二控制訊號Sc2,以執行關機操作(亦即預定操作)。當實時時鐘112輸出第一控制訊號Sc1以進行關機操作時,實時時鐘112可輸出第一資料訊號Sd1至控制器114以通知控制器114,以使控制器114據以產生第二資料訊號Sd2,以進行回報,例如回報給使用者或外部的控制裝置。In the same way, for example, if the electronic display of the store is scheduled to be turned off at 23 o'clock in the evening, then as shown in Figure 1, the second data signal Sd2 can send 23 o'clock in the evening (that is, the scheduled time) and the shutdown command (that is, , corresponding to a predetermined operation) to the
因此,藉由第1圖之控制系統100,可避免使用外接的頻外(OOB)模組,即可實現時間相關之控制,故可降低裝置及控制之複雜度及相關成本。Therefore, with the
根據實施例,如第1圖所示,控制系統100可另包含主機板10,其中儲存裝置110、電池118、備用電源119及受控裝置120可設置於主機板10上。如第1圖所示,主機板10上可設置處理器130,以進行整體系統之控制,其中處理器130可包含中央處理器、微處理器、微控制器等。According to an embodiment, as shown in FIG. 1 , the
根據實施例,如第1圖所示,儲存裝置110可另包含介面111,耦接於控制器114之第二端,用以於控制器114及外部裝置之間存取第二資料訊號Sd2。介面111可為儲存裝置110之電鍍連接部件(常稱為金手指連接器),用以電性連接於設於主機板10之外部裝置(例如插槽、連接線、晶片、控制電路等)。According to an embodiment, as shown in FIG. 1 , the
根據實施例,介面111可包含串列進階技術附接(serial advanced technology attachment,SATA)介面,外圍組件互連快傳(Peripheral Component Interconnect Express,PCIe)介面,及/或其他可支援之介面。According to an embodiment, the
根據實施例,第二控制訊號Sc2可為第一控制訊號Sc1,或根據第一控制訊號Sc1產生之相異訊號。第二控制訊號Sc2可為觸發(trigger)訊號,例如於預定時間提供脈衝(pulse),以觸發及控制受控裝置120。According to an embodiment, the second control signal Sc2 may be the first control signal Sc1, or a different signal generated according to the first control signal Sc1. The second control signal Sc2 can be a trigger signal, for example, a pulse is provided at a predetermined time to trigger and control the controlled
根據實施例,第一資料訊號Sd1及第二資料訊號Sd2可為相同訊號,或第一資料訊號Sd1及第二資料訊號Sd2之一者可為根據另一者所產生之訊號。According to an embodiment, the first data signal Sd1 and the second data signal Sd2 may be the same signal, or one of the first data signal Sd1 and the second data signal Sd2 may be a signal generated according to the other.
第2圖為另一實施例中,控制系統200耦接於主機199之示意圖。控制系統200可相似於第1圖之控制系統100,相似處不另重述。然而,根據實施例,第2圖之受控裝置120可為設置於主機188之開關,此開關可耦接於另一主機199。上述的預定操作可包含控制此開關(亦即受控裝置120),以透過第三控制訊號Sc3對主機199執行開機操作、關機操作及/或重置操作。換言之,藉由使用控制系統200,可透過主機188,於預定時間對主機199執行開機操作、關機操作及/或重置操作,其中於預定時間,主機188及主機199之狀態可不限於開機或關機。FIG. 2 is a schematic diagram of a
根據實施例,本文所述的關機,其對應之狀態可為完全關機之狀態(例如,但不限於,微軟系統之系統狀態S5定義的關機狀態),而非睡眠狀態或待機狀態(例如,微軟系統之系統狀態S3或S4定義的睡眠狀態)。According to an embodiment, the shutdown described herein may correspond to a completely shutdown state (such as, but not limited to, the shutdown state defined by the system state S5 of the Microsoft system), rather than a sleep state or a standby state (for example, Microsoft The sleep state defined by the system state S3 or S4 of the system).
根據實施例,第1圖及第2圖之控制器114,以及第2圖之主機199之軟體及/或韌體可經適宜調整,以進行相關的控制。According to the embodiment, the software and/or firmware of the
總上所述,使用實施例提供的控制系統100及200,可藉由設定儲存裝置110,以於預定時間,對於控制控制系統所在之主機或其他主機,進行開機、關機、重置等預定操作,且可避免使用頻外(OOB)模組。因此,對於降低相關之硬體複雜度及減少成本,皆有助益。
以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。
As mentioned above, using the
10:主機板 100,200:控制系統 110:儲存裝置 111:介面 112:實時時鐘 114:控制器 115:儲存單元 116:針腳連接器 118:電池 119:備用電源 120:受控裝置 130:處理器 188,199:主機 P1:電池電力 P2:備用電力 Sc1:第一控制訊號 Sc2:第二控制訊號 Sc3:第三控制訊號 Sd1:第一資料訊號 Sd2:第二資料訊號 10: Motherboard 100,200: control system 110: storage device 111: interface 112: real time clock 114: Controller 115: storage unit 116: pin connector 118: battery 119: backup power 120: controlled device 130: Processor 188,199: Host P1: battery power P2: standby power Sc1: the first control signal Sc2: Second control signal Sc3: The third control signal Sd1: first data signal Sd2: Second data signal
第1圖為實施例中,控制系統之示意圖。 第2圖為另一實施例中,控制系統耦接於另一主機之示意圖。 Figure 1 is a schematic diagram of the control system in the embodiment. Fig. 2 is a schematic diagram of another embodiment where the control system is coupled to another host.
10:主機板 10: Motherboard
100:控制系統 100: Control system
110:儲存裝置 110: storage device
111:介面 111: interface
112:實時時鐘 112: real time clock
114:控制器 114: Controller
115:儲存單元 115: storage unit
116:針腳連接器 116: pin connector
118:電池 118: battery
119:備用電源 119: backup power
120:受控裝置 120: controlled device
130:處理器 130: Processor
P1:電池電力 P1: battery power
P2:備用電力 P2: standby power
Sc1:第一控制訊號 Sc1: the first control signal
Sc2:第二控制訊號 Sc2: Second control signal
Sd1:第一資料訊號 Sd1: first data signal
Sd2:第二資料訊號 Sd2: Second data signal
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110142478A TW202321928A (en) | 2021-11-16 | 2021-11-16 | Control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110142478A TW202321928A (en) | 2021-11-16 | 2021-11-16 | Control system |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202321928A true TW202321928A (en) | 2023-06-01 |
Family
ID=87803791
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110142478A TW202321928A (en) | 2021-11-16 | 2021-11-16 | Control system |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW202321928A (en) |
-
2021
- 2021-11-16 TW TW110142478A patent/TW202321928A/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107122321B (en) | Hardware repair method, hardware repair system, and computer-readable storage device | |
US9367446B2 (en) | Computer system and data recovery method for a computer system having an embedded controller | |
US9170618B2 (en) | Power management circuit, server, and power management method thereof | |
US20070028129A1 (en) | Power monitoring for processor module | |
US20100125726A1 (en) | Thin client host wakeup method and thin client host | |
CN112925732A (en) | System for dynamic bifurcation control and method thereof | |
TWI693513B (en) | Server system and power saving method thereof | |
CN110399328B (en) | Control method and device for board-mounted graphics processor | |
CN108228109B (en) | Method and device for protecting data of electronic equipment and computer storage medium | |
TWI526817B (en) | Computer system, adaptable hibernation control module and control method thereof | |
TW202321928A (en) | Control system | |
TWI482090B (en) | System capable of booting through a universal serial bus device and method thereof | |
TWI506453B (en) | A server system | |
CN114356062B (en) | Power control system of server and related power control method thereof | |
CN114217942B (en) | Power management in blade enclosure | |
US20130111198A1 (en) | Information processing apparatus and method of controlling information processing apparatus | |
CN112148100B (en) | Embedded equipment control method, device and system | |
US9311172B2 (en) | External electronic device | |
CN116136777A (en) | Control system | |
CN106933322B (en) | Method and device for controlling multi-hard-disk spin-up | |
TWI533215B (en) | Power-on method and related server device | |
TWI494744B (en) | Power control system and method thereof | |
CN111142646B (en) | Server system and power saving method thereof | |
CN111427719B (en) | Method and device for improving reliability and abnormal restarting performance of SOC (system on chip) system | |
CN105511991A (en) | Electronic device, system, and method for preventing mainboard battery leakage |