TW202234642A - Package on package device and packaging method thereof - Google Patents
Package on package device and packaging method thereof Download PDFInfo
- Publication number
- TW202234642A TW202234642A TW110106819A TW110106819A TW202234642A TW 202234642 A TW202234642 A TW 202234642A TW 110106819 A TW110106819 A TW 110106819A TW 110106819 A TW110106819 A TW 110106819A TW 202234642 A TW202234642 A TW 202234642A
- Authority
- TW
- Taiwan
- Prior art keywords
- package
- substrate
- metal pillars
- chip
- solder balls
- Prior art date
Links
Images
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Wire Bonding (AREA)
Abstract
Description
本發明係關於一種半導體封裝結構,尤指一種層疊封裝結構。The present invention relates to a semiconductor packaging structure, especially a stacked packaging structure.
層疊封裝(Package On Package,POP)係一種3D的封裝結構,即將不同功能晶片預先獨立封裝完成的一封裝體,再經由立體堆疊且互相電連接而成的一種封裝結構,而根據封裝體之間採用的不同電連接方法,又可以分為球柵陣列(Ball Grid Array,BGA)、通模穿孔(Through Mold Via,TMV)以及矽穿孔(Through Silicon Via,TSV)等不同的層疊封裝結構。Package On Package (POP) is a 3D package structure, that is, a package body in which different functional chips are individually packaged in advance, and then a package structure formed by three-dimensional stacking and electrical connection with each other. The different electrical connection methods used can be further classified into different package-on-package structures such as Ball Grid Array (BGA), Through Mold Via (TMV), and Through Silicon Via (TSV).
如圖4所示,一種球柵陣列層疊封裝60係包含一上封裝體61及一下封裝體62;其中該上封裝體61底面形成有多個排列成矩陣的第一錫球611,該下封裝體62使用一較大的基板624以匹配該上封裝體61,該基板624的上表面在封膠體623的外圍形成有對應該些第一錫球611的接墊622,以供第一錫球611焊接,該基板624的下表面則形成有多個第二錫球621,以與一電路板70焊接。由於該下封裝體62的接墊622直接形成在基板624上,可供該上封裝體61的第一錫球611直接焊接,該上、下封裝體61與62之間電連接結構簡單,故此一球柵陣列層疊封裝60方便製作,較常被使用;然而,隨著高積體密度的晶片開發,以記憶體模組的封裝為例,在同樣的尺寸下,若使用球柵陣列層疊封裝60,其上封裝體61必須提高第一錫球611的密度,惟錫球尺寸卻有不易微縮的限制;因此,上封裝體61難以在同樣的面積下繼續增加錫球。As shown in FIG. 4 , a ball grid
如圖5所示,一種通模穿孔層疊封裝80包含二個相同尺寸的上、下封裝體82、81;其中該下封裝體81的封膠體812係一同包覆一晶片813及多個接墊811,再對該封膠體812雷射穿孔使該些接墊811露出,由於該些接墊811對應上封裝體82底面的錫球821,故上封裝體82可直接以錫球821焊接於外露的接墊811上。然而,該些接墊811係包覆於該封膠體812當中,雷射對位困難,當對位不精確或失敗時會造成該些接墊811異常,無法順利將該下、上封裝體81與82形成電連接,也非最佳層疊封裝。As shown in FIG. 5 , a through-mold through-
至於矽穿孔層疊封裝則與前揭二種層疊封裝完全不同,並非預先將不同功能晶片封裝為封裝體再相互疊設連接,而是直接對堆疊在上的各晶片進行鑽孔,再將各孔中填入導電物質,令上下堆疊的晶片直接進行連接;最後再以封膠體包覆該些晶片;因此,矽穿孔層疊封裝的尺寸相較前揭層疊封裝更為縮小;然而,目前的矽穿孔技術工藝較為複雜,封裝成本高且良率不高;因此,有必要改善現有的層疊封裝結構。As for the TSV stack package, it is completely different from the two previous stack packages. Different functional chips are not packaged into packages in advance and then stacked and connected to each other. Instead, the stacked chips are directly drilled, and then the holes are drilled. The conductive material is filled in the middle, so that the upper and lower stacked chips are directly connected; finally, the chips are covered with an encapsulant; therefore, the size of the TSV-on-chip package is smaller than that of the previous peel-on-chip package; however, the current TSV The technical process is relatively complex, the packaging cost is high and the yield rate is not high; therefore, it is necessary to improve the existing package-on-package structure.
有鑑於上述現有的層疊封裝結構的問題,本發明的主要目的係提供一種改良的層疊封裝結構。In view of the above-mentioned problems of the existing package-on-package structure, the main purpose of the present invention is to provide an improved package-on-package structure.
欲達上述發明之目的所使用的主要技術手段係令該層疊封裝結構包含: 一第一封裝體,係包含: 一第一基板,其底面係以一第一間距形成多個第一錫球; 至少一第一晶片,係設置並電連接於該第一基板; 多個金屬柱,各該金屬柱的一第一端係以一第三間距設置並電連接該第一基板;以及 一第一封膠體,係形成於該第一基板上,並包覆該至少一第一晶片及該些金屬柱,其中各該金屬柱的一相對該第一端的一第二端係自該第一封膠體頂面凸出;以及 一第二封裝體,係包含: 一第二基板,其底面係以一第二間距形成多個第二錫球,且各該第二錫球係焊接並包覆該第一封裝體的對應該金屬柱的第二端;其中該第二基板的底面係與該第一封裝體的該第一封膠體的頂面具有一第一間隙,且該第二間距係匹配第三間距; 至少一第二晶片,係設置並電連接於該第二基板;以及 一第二封膠體,係形成於該第二基板上,並包覆該至少一第二晶片。 The main technical means used to achieve the object of the above invention is to make the package-on-package structure include: A first package, comprising: a first substrate, the bottom surface of which forms a plurality of first solder balls with a first pitch; at least one first chip is disposed and electrically connected to the first substrate; a plurality of metal pillars, a first end of each of the metal pillars is disposed at a third interval and electrically connected to the first substrate; and A first encapsulant is formed on the first substrate and covers the at least one first chip and the metal pillars, wherein a second end of each of the metal pillars opposite to the first end is connected from the The top surface of the first colloid protrudes; and A second package, comprising: a second substrate, the bottom surface of which is formed with a plurality of second solder balls at a second interval, and each of the second solder balls is welded and covers the second end of the first package body corresponding to the metal column; wherein the The bottom surface of the second substrate and the top surface of the first encapsulant of the first package body have a first gap, and the second distance matches the third distance; at least one second chip disposed and electrically connected to the second substrate; and A second encapsulant is formed on the second substrate and covers the at least one second chip.
本發明的優點在於,該第一封裝體具有多個金屬柱,各該金屬柱與其第一基板電連接,並自該第一封膠體的頂面凸出,容易與該第二封裝體的對應第二錫球對準後焊接,且各金屬柱的凸出部分被第二錫球包覆,提高該第一封裝體與該第二封裝體接合的精準度及電連接的穩定度,增進該層疊封裝結構的製作良率。The advantage of the present invention is that the first package body has a plurality of metal pillars, and each of the metal pillars is electrically connected to the first substrate and protrudes from the top surface of the first package body, which is easy to correspond to the second package body The second solder balls are aligned and then soldered, and the protruding parts of the metal pillars are covered by the second solder balls, which improves the accuracy of bonding the first package body and the second package body and the stability of the electrical connection, and improves the stability of the electrical connection. The manufacturing yield of the package-on-package structure.
欲達上述發明之目的所使用的主要技術手段係令該層疊封裝結構的製作方法包含: (a) 於一基板上設置至少一晶片及多個金屬柱,其中各該金屬柱的該第一端係設置於該基板; (b) 將該基板及其上的該至少一晶片及該些金屬柱固定於一第一模具中,並於一第二模具內設置有一治具,於該治具朝向該第一模具的表面形成一膠膜,該膠膜具有一厚度; (c) 蓋合該第一模具及該第二模具,構成一注膠空間,其中該些金屬柱相對該第一端的該第二端朝向該治具並分別穿入該膠膜並頂靠在該治具的表面; (d) 於該注膠空間注滿一液態膠材,以包覆該至少一晶片及部分的該些金屬柱; (e) 該液態膠材固化之後形成一封膠體,將該基板及該封膠體從該注膠空間取出,構成一第一封裝體,其中該第一封裝體的各該金屬柱的該第二端係自該封膠體頂面凸出;以及 (f) 將一第二封裝體的多個第二錫球分別對準該些金屬柱的該第二端並焊接,並於該第一封裝體的該基板形成多個第一錫球,其中該第一封裝體與該第二封裝體之間具有一第一間隙。 The main technical means used to achieve the purpose of the above invention is that the manufacturing method of the package-on-package structure includes: (a) disposing at least one chip and a plurality of metal pillars on a substrate, wherein the first end of each of the metal pillars is disposed on the substrate; (b) fixing the substrate, the at least one chip and the metal pillars thereon in a first mold, and disposing a jig in a second mold, on the surface of the jig facing the first mold forming an adhesive film, the adhesive film has a thickness; (c) Covering the first mold and the second mold to form a glue injection space, wherein the second end of the metal posts opposite to the first end faces the fixture and penetrates through the plastic film and abuts against the jig. on the surface of the fixture; (d) filling the glue injection space with a liquid glue material to cover the at least one chip and part of the metal pillars; (e) After the liquid adhesive is cured to form an encapsulation body, the substrate and the encapsulant body are taken out from the glue injection space to form a first package body, wherein the second part of each of the metal pillars of the first package body an end protruding from the top surface of the encapsulant; and (f) Aligning a plurality of second solder balls of a second package with the second ends of the metal pillars and soldering, and forming a plurality of first solder balls on the substrate of the first package, wherein There is a first gap between the first package body and the second package body.
本發明的優點在於,於形成該第一封裝體時直接將該第一晶片及該些金屬柱設置於該第一基板上,並於形成該第一封膠體前將該些金屬柱的該第二端插入模具內的該膠膜,於模具注膠並形成第一封膠體後取出,該些金屬柱的第二端自然凸出該第一封膠體的頂面;因此,本發明層疊封裝結構的製法中,該第二封裝體的第二錫球可精確地對準凸出於該第一封裝體的該金屬柱,並於焊接後包覆各該金屬柱的第二端,不僅增加該第一封裝體與該第二封裝體對位的精準度,也提高電性連接的穩定性,以提升該層疊封裝結構製作的良率。The advantage of the present invention lies in that the first chip and the metal pillars are directly disposed on the first substrate when the first package is formed, and the first chip and the metal pillars are disposed on the first substrate before the first encapsulant is formed. The plastic film with both ends inserted into the mold is taken out after the mold is injected with glue and the first sealant is formed, and the second ends of the metal posts naturally protrude from the top surface of the first sealant; therefore, the layered packaging structure of the present invention In the manufacturing method, the second solder balls of the second package body can be precisely aligned with the metal pillars protruding from the first package body, and cover the second ends of the metal pillars after soldering, not only increasing the The accuracy of the alignment of the first package body and the second package body also improves the stability of electrical connection, so as to improve the manufacturing yield of the stacked package structure.
本發明係針對層疊封裝結構進行改良,以下謹以實施例配合圖式詳細說明本發明的技術內容。The present invention is aimed at improving the package-on-package structure. The technical content of the present invention will be described in detail below with examples and drawings.
首先請參閱圖1所示,係本發明層疊封裝結構1的第一實施例,其包含一第一封裝體10以及一第二封裝體20,其中該第二封裝體20係堆疊於該第一封裝體10上。First, please refer to FIG. 1 , which is a first embodiment of the package-on-
上述第一封裝體10係包含一第一基板11、至少一第一晶片12、多個金屬柱13及一第一封膠體14,其中該至少一第一晶片12及該些金屬柱13係設置並電連接該第一基板11,該第一封膠體14係形成於該第一基板11上,並包覆該至少一第一晶片12及該些金屬柱13;於本實施例,該第一封裝體10係包含一第一晶片12覆晶接合於該第一基板11上,但該第一晶片12的接合方式不以此為限。該第一基板11內含多個第一連接線層111,並於底面以一第一間距L1形成多個第一錫球112,其中該些第一連接線層111係與該第一晶片12、該些金屬柱13及該些第一錫球112電連接。各該金屬柱13包含一第一端131及一相對該第一端131的第二端132,其中該些金屬柱13的第一端131係以一第三間距L3設置並電連接於該第一基板11上,該第二端132係自該第一封膠體14的頂面凸出一高度H2;較佳地,該些金屬柱13的高度相同,故該些第二端132等高,且該些金屬柱13係一銅柱,但不以此為限。The above-mentioned
上述第二封裝體20係包含一第二基板21、至少一第二晶片22及一第二封膠體23,其中該至少一第二晶片22係設置並電連接於該第二基板21上,該第二封膠體23係形成於該第二基板21上,並包覆該至少一第二晶片22;於本實施例,該第二封裝體20係包含二組相互堆疊的第二晶片22,該些晶片22係分別打線接合於該第二基板21上,但該些第二晶片22的接合方式不以此為限。該第二基板21係內含多個第二連接線層211,並於底面形成多個凸出的第二接墊212,該些第二接墊212分別形成一第二錫球213,其中該些第二連接線層211電連接該些第二晶片22及該些第二錫球213,該些第二錫球213係以一第二間距L2排列;較佳地,該第一間距L1大於該第二間距L2,該第三間距L3係匹配該第二間距L2。The above-mentioned
於本實施例,如圖1所示,係將該第二封裝體20的該些第二錫球213分別與該第一封裝體10對應的該金屬柱13對準後,將各該第二錫球213焊接並包覆於對應的該金屬柱13的該第二端132,故該第二封裝體20的該第二基板21的底面與該第一封裝體10的該第一封膠體14的頂面具有一第一間隙H1,由於該些第二接墊212凸出於該第二基板21,所以該第一間隙H1大於該金屬柱13的第二端132凸出該第一封膠體14的高度H2。In this embodiment, as shown in FIG. 1 , after the
由上述的說明可知,於該第一封裝體形成凸出該第一封膠體的多個金屬柱,並與該第二封裝體的該些第二錫球對準後焊接,各該金屬柱的該第二端被該第二錫球包覆,提高該第一封裝體與該第二封裝體接合的精準度,增進該層疊封裝結構的製作良率。It can be seen from the above description that a plurality of metal pillars protruding from the first encapsulant are formed on the first package body, which are aligned with the second solder balls of the second package body and then welded. The second end is covered by the second solder balls, so as to improve the bonding precision of the first package body and the second package body, and improve the manufacturing yield of the stacked package structure.
以上為本發明層疊封裝結構的結構說明,以下進一步說明完成該層疊封裝結構的詳細製法。The above is a description of the structure of the package-on-package structure of the present invention, and the detailed manufacturing method for completing the package-on-package structure is further described below.
首先請參閱圖2A至圖2G所示,係本發明層疊封裝結構的製作方法的第一實施例,其包含以下步驟(a)至步驟(f)。First, please refer to FIG. 2A to FIG. 2G , which are the first embodiment of the manufacturing method of the package-on-package structure of the present invention, which includes the following steps (a) to (f).
於步驟(a)中,請參閱圖2A、圖2B及圖2C所示,首先準備一第一基板11;於本實施例,該第一基板11包含多個第一連接線層111;再如圖2B所示,將多個金屬柱13形成於該第一基板11上;於本實施例,該金屬柱13包含一第一端131及一相對該第一端131的第二端132,其中該第一端131與該第一連接線層111電連接;再如圖2C所示,將至少一第一晶片12設置於該第一基板11上;於本實施例,係覆晶接合一第一晶片12於該第一基板11上,但該第一晶片12的接合方式不以此為限。In step (a), referring to FIGS. 2A , 2B and 2C, a
於步驟(b)中,請參閱圖2D所示,將該第一基板11及其上的該第一晶片12及該些金屬柱13固定於一第一模具30中,並於一第二模具40內設置有一治具41,並於該治具41朝向該第一模具30的表面形成一膠膜42,該膠膜42具有一厚度H3;於本實施例,該第一模具30與該第二模具40係一注塑成型模具,故該第一模具30位在該第二模具40的下方。In step (b), please refer to FIG. 2D , the
於步驟(c)中,請參閱圖2D所示,蓋合該第一模具30及該第二模具40以構成一注膠空間50;於本實施例,該些金屬柱13的第二端132穿入該膠膜42並頂靠在該治具41的表面。In step (c), as shown in FIG. 2D , the
於步驟(d)中,請參閱圖2E所示,於該注膠空間50注滿一液態膠材51,以包覆該第一晶片12及部分的該些金屬柱13。In step (d), as shown in FIG. 2E , a
於步驟(e)中,請參閱圖2E及2F所示,於該液態膠材51固化之後,形成一第一封膠體14,將該第一基板11及該第一封膠體14從該注膠空間50取出,構成一第一封裝體10;於本實施例,由於該金屬柱13的第二端132於注膠時係穿入該膠膜42,故於該注膠空間50取出並撕除該膠膜42後即凸出該第一封膠體14;該第一封裝體10於該注膠空間50取出並撕除該膠膜42後,該第一封膠體14的頂面會殘留有該膠膜42,故可進一步以雷射或紫外光去除殘留的該膠膜42(圖中未示)。In step (e), as shown in FIGS. 2E and 2F , after the
於步驟(f)中,請參閱圖2G所示,將一預先做好的第二封裝體20底面的多個第二錫球212分別對準該些凸出該第一封膠體14頂面的金屬柱13的該第二端132並焊接,再於該第一封裝體10的第一基板11的底面形成多個第一錫球112,即形成如圖1所示的該層疊封裝結構1;於本實施例,該第二封裝體20係包含有二第二晶片22係以打線接合於一第二基板21的封裝結構,但該第二封裝體20不以此為限;由於該金屬柱13的該第二端132凸出該第一封膠體14具有一高度H2,故將該些第二錫球212分別焊接並包覆對應的該金屬柱13的該第二端132後,該第一封裝體10與該第二封裝體20之間具有一第一間隙H1,其中該第一間隙H1大於該第二端132凸出該第一封膠凸體14的高度H2。In step (f), as shown in FIG. 2G , a plurality of
於本發明的第二實施例中,其與本發明第一實施例的方法大致相同,均包含有步驟(a)至(f),惟於步驟(b)、(c)及(d)係以壓縮成型模具形成該第一封膠體14;誠如圖3A所示,於步驟(b)中,將該第一基板11及其上的該第一晶片12及該些金屬柱13固定於該第一模具30中,並於該第二模具40內設置有該治具41,並於該治具41朝向該第一模具30的表面形成該膠膜42,該膠膜42具有一厚度H3;於本實施例,該第一模具30係位於該第二模具40上方;於步驟(c)中,如圖3B所示,蓋合該第一模具30及該第二模具40以構成一注膠空間50,且該些金屬柱13的該第二端132穿入該膠膜42並頂靠在該治具41的表面;於步驟(d)中,於該注膠空間50注滿該液態膠材51,以包覆該第一晶片12及部分的該些金屬柱13;於步驟(e)中,待該液態膠材51固化形成該第一封膠體14之後,將該第一基板11及該第一封膠體14從該注膠空間50取出,即可得到如圖2F所示的該第一封裝體10。In the second embodiment of the present invention, it is substantially the same as the method of the first embodiment of the present invention, including steps (a) to (f), but steps (b), (c) and (d) are The
由上述的說明可知,本發明層疊封裝製法係主要於形成該第一封裝體時直接將該第一晶片及該些金屬柱設置於該第一基板上,並於形成該第一封膠體前將該些金屬柱的該第二端插入該第二模具內的該膠膜,於該注膠空間注膠形成該第一封膠體取出後,該些金屬柱的該第二端自然凸出該第一封膠體;因此,本發明的該第一封膠體不需要額外進行雷射穿孔,且本發明凸出於該第一封裝體的該些金屬柱,可供該第二封裝體對應的第二錫球精準對位後焊接,包覆各該金屬柱凸出端,不僅無穿孔失敗的風險,增加該第一封裝體與該第二封裝體對位的精準度及電性連接穩定度,提升該層疊封裝結構的整體製作良率;此外,該治具可相容於現有的注塑成型模具或壓縮成型模具當中,不需更換新的封膠設備等成本支出。As can be seen from the above description, the stack packaging method of the present invention mainly disposes the first chip and the metal pillars on the first substrate directly when the first package is formed, and assembles the first chip before forming the first encapsulant. The second ends of the metal pillars are inserted into the adhesive film in the second mold, and after the first encapsulant body is formed by injection in the adhesive injection space, the second ends of the metal pillars naturally protrude from the first sealant. Therefore, the first sealing body of the present invention does not need additional laser perforation, and the metal posts of the present invention protruding from the first packaging body can be used for the second sealing body corresponding to the second packaging body. The solder balls are precisely aligned and then soldered to cover the protruding ends of the metal pillars, which not only eliminates the risk of perforation failure, but also increases the alignment accuracy and electrical connection stability of the first package body and the second package body. The overall production yield of the package-on-package structure; in addition, the jig can be compatible with existing injection molding molds or compression molding molds, and costs such as replacement of new sealing equipment are not required.
以上所述僅是本發明的實施例而已,並非對本發明做任何形式上的限制,雖然本發明已以實施例揭露如上,然而並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明技術方案的範圍內,當可利用上述揭示的技術內容作出些許更動或修飾為等同變化的等效實施例,但凡是未脫離本發明技術方案的內容,依據本發明的技術實質對以上實施例所作的任何簡單修改、等同變化與修飾,均仍屬於本發明技術方案的範圍內。The above description is only an embodiment of the present invention, and is not intended to limit the present invention in any form. Although the present invention has been disclosed as above by embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the technical field, Within the scope of not departing from the technical solution of the present invention, when the technical content disclosed above can be used to make some changes or modifications to equivalent embodiments with equivalent changes, but any content that does not depart from the technical solution of the present invention, according to the technical essence of the present invention Any simple modifications, equivalent changes and modifications made to the above embodiments still fall within the scope of the technical solutions of the present invention.
1:層疊封裝結構 10:第一封裝體 11:第一基板 111:第一連接線層 112:第一錫球 12:第一晶片 13:金屬柱 131:第一端 132:第二端 14:第一封膠體 20:第二封裝體 21:第二基板 211:第二連接線層 212:第二接墊 213:第二錫球 22:第二晶片 23:第二封膠體 30:第一模具 40:第二模具 41:治具 42:膠膜 50:注膠空間 51:液態膠材 60:球柵陣列層疊封裝 61:上封裝體 611:第一錫球 62:下封裝體 621:第二錫球 622:接墊 623:封膠體 624:基板 70:電路板 80:通模穿孔層疊封裝 81:下封裝體 811:接墊 812:封膠體 813:晶片 82:上封裝體 821:錫球 1: Stacked package structure 10: The first package body 11: The first substrate 111: The first connecting line layer 112: The first solder ball 12: The first wafer 13: Metal Column 131: First End 132: Second End 14: The first sealant 20: Second package body 21: Second substrate 211: The second connecting line layer 212: Second pad 213: Second Solder Ball 22: Second wafer 23: The second sealant 30: The first mold 40: Second mold 41: Jig 42: Adhesive film 50: glue injection space 51: Liquid glue 60: Ball grid array package-on-package 61: Upper package body 611: First solder ball 62: Lower package body 621: Second Solder Ball 622: Pad 623: Sealant 624: Substrate 70: circuit board 80: Through-die perforated stack-on-package 81: Lower package body 811: Pad 812: Sealant 813: Wafer 82: Upper package body 821: Tin Ball
圖1:本發明層疊封裝結構的一實施例的剖面圖。 圖2A至圖2G:本發明層疊封裝結構的製法中不同步驟之剖面圖。 圖3A至圖3B:本發明層疊封裝結構的另一製法中不同步驟之剖面圖。 圖4:現有技術之球柵陣列層疊封裝之剖面圖。 圖5:現有技術之通模穿孔層疊封裝之剖面圖。 FIG. 1 is a cross-sectional view of an embodiment of the package-on-package structure of the present invention. 2A to 2G are cross-sectional views of different steps in the manufacturing method of the package-on-package structure of the present invention. 3A to 3B are cross-sectional views of different steps in another manufacturing method of the package-on-package structure of the present invention. FIG. 4 is a cross-sectional view of a prior art ball grid array package-on-package. FIG. 5: A cross-sectional view of a through-mold through-mold-on-package package in the prior art.
1:層疊封裝結構 1: Stacked package structure
10:第一封裝體 10: The first package body
11:第一基板 11: The first substrate
111:第一連接線層 111: The first connecting line layer
112:第一錫球 112: The first solder ball
12:第一晶片 12: The first wafer
13:金屬柱 13: Metal Column
131:第一端 131: First End
132:第二端 132: Second End
14:第一封膠體 14: The first sealant
20:第二封裝體 20: Second package body
21:第二基板 21: Second substrate
211:第二連接線層 211: The second connecting line layer
212:第二接墊 212: Second pad
213:第二錫球 213: Second Solder Ball
22:第二晶片 22: Second wafer
23:第二封膠體 23: The second sealant
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110106819A TW202234642A (en) | 2021-02-25 | 2021-02-25 | Package on package device and packaging method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW110106819A TW202234642A (en) | 2021-02-25 | 2021-02-25 | Package on package device and packaging method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202234642A true TW202234642A (en) | 2022-09-01 |
Family
ID=84957267
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110106819A TW202234642A (en) | 2021-02-25 | 2021-02-25 | Package on package device and packaging method thereof |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW202234642A (en) |
-
2021
- 2021-02-25 TW TW110106819A patent/TW202234642A/en unknown
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI606563B (en) | Thin stacked chip package and the method for manufacturing the same | |
US9293449B2 (en) | Methods and apparatus for package on package devices with reversed stud bump through via interconnections | |
US8575763B2 (en) | Semiconductor device and method of manufacturing the same | |
US20200335447A1 (en) | Method for fabricating electronic package | |
KR101190920B1 (en) | Stacked semiconductor package and method of manufacturing thereof | |
TW201729291A (en) | Semiconductor package and method of manufacturing the same | |
US7981796B2 (en) | Methods for forming packaged products | |
KR20130059305A (en) | Method of manufacturing semiconductor device | |
TW201131696A (en) | Integrated circuit packaging system with stacking interconnect and method of manufacture thereof | |
KR20100050750A (en) | Wafer level chip on chip package, package on package improving solder joint reliability but reducing mounting height and manufacturing method thereof | |
JP2003115560A (en) | Semiconductor device, laminated semiconductor device, manufacturing method of semiconductor device, and manufacturing method of laminated semiconductor device | |
US11437326B2 (en) | Semiconductor package | |
KR20110105159A (en) | Stacked semiconductor package and method for forming the same | |
CN112768437B (en) | Multilayer stack packaging structure and preparation method thereof | |
JP5619381B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
US20110260337A1 (en) | Method of manufacturing semiconductor device and semiconductor device | |
KR20120088365A (en) | Stack semiconductor package and method of manufacturing the same | |
KR20200026344A (en) | Semiconductor package | |
JP2010010269A (en) | Semiconductor device, intermediate for manufacturing semiconductor device, and method of manufacturing them | |
US20080237831A1 (en) | Multi-chip semiconductor package structure | |
TW202234642A (en) | Package on package device and packaging method thereof | |
US20140099755A1 (en) | Fabrication method of stacked package structure | |
US11195812B2 (en) | Method for fabricating an encapsulated electronic package using a supporting plate | |
JP2014192171A (en) | Semiconductor device and manufacturing method of the same | |
US9117741B2 (en) | Semiconductor device |