TW202209105A - Reading method of memory - Google Patents

Abstract

A reading method of a memory suitable for a storage device is provided. The storage device includes a memory controller and a memory coupled to each other. The memory includes a main storage region and an auxiliary storage region. The reading method of memory includes the following steps. The memory controller receives a read command. The memory controller obtains a cycle count and a read frequency from the auxiliary storage region. The memory controller determines a dynamic read verify voltage adjustment type of the main storage region according to the cycle count and the read frequency. The memory controller dynamically adjusts at least one read verify voltage of the main storage region according to the dynamic read verify voltage adjustment type. The memory controller performs a read operation on the main storage region according to the adjusted read verify voltage.

Description

How to read the memory

The present invention relates to a method of operating a memory, and more particularly, to a method of reading a memory.

In current memory devices (eg, non-volatile memory devices) under long-term read and write, the storage voltage distribution corresponding to each storage state may be affected by some factors (eg, coupling, disturbance, random telegrams) Displacement occurs due to random telegraph signal or resistance effect, etc.), which leads to the problem that the read margin decreases. As a result, read errors may occur when read operations are performed using the read verify voltage.

The present invention provides a reading method of a memory, which can maintain a good reading margin.

The present invention provides a method for reading a memory, which is suitable for a storage device. The storage device includes a memory controller and a memory coupled to each other. The memory includes a main storage area and an auxiliary storage area. The memory reading method includes the following steps. The memory controller receives a read comment. The memory controller obtains the cycle count and the read frequency from the auxiliary storage area. The memory controller determines the dynamic read verify voltage adjustment type of the main storage area according to the cycle count and the read frequency. The memory controller dynamically adjusts at least one read verify voltage of the main storage area according to the dynamic read verify voltage adjustment type. The memory controller performs a read operation on the main storage area according to the adjusted read verification voltage.

According to an embodiment of the present invention, in the above-mentioned method for reading a memory, the storage device is, for example, a flash drive, a memory card, a solid state drive (SSD) or a wireless memory storage device.

According to an embodiment of the present invention, in the above-mentioned method for reading a memory, the memory may be a non-volatile memory.

According to an embodiment of the present invention, in the above-mentioned memory reading method, the cycle count can be used to determine the adjustment range of the read verification voltage.

According to an embodiment of the present invention, in the above-mentioned memory reading method, the reading frequency can be used to determine the adjustment direction and adjustment range of the read verification voltage.

According to an embodiment of the present invention, the above-mentioned method for reading a memory may further include the following steps. After the read operation, the memory controller records the read count in the auxiliary storage area.

According to an embodiment of the present invention, the above-mentioned method for reading a memory may further include the following steps. After the read operation, the memory controller outputs the data read from the main storage area.

According to an embodiment of the present invention, in the above-mentioned memory reading method, the initial setting method of the reading verification voltage may include the following steps. A plurality of storage voltage distributions corresponding to a plurality of storage states of the memory are obtained. The read verify voltage is set between two adjacent storage voltage distributions.

According to an embodiment of the present invention, in the above-mentioned memory reading method, the storage voltage distribution may be a normal distribution.

According to an embodiment of the present invention, in the above-mentioned memory reading method, the reading verification voltage can be initially set as the middle value of the distribution of two adjacent storage voltages.

Based on the above, in the memory reading method proposed by the present invention, the memory controller dynamically adjusts the read verification voltage of the main storage area according to the dynamic read verification voltage adjustment type, so that good reading can be maintained. margin, prevent read errors, and improve the endurance of memory devices.

In order to make the above-mentioned features and advantages of the present invention more obvious and easy to understand, the following embodiments are given and described in detail with the accompanying drawings as follows.

FIG. 1 is a schematic diagram of a storage device according to an embodiment of the present invention.

Referring to FIG. 1 , the storage device 100 includes a memory controller 102 and a memory 104 coupled to each other. The storage device 100 can be used with a host system so that the host system can write data to the storage device 100 , erase data from the storage device 100 , or read data from the storage device 100 . The storage device 100 is, for example, a flash drive, a memory card, a solid state drive (SSD) or a wireless memory storage device. The wireless memory storage device is, for example, a near field communication (NFC) memory storage device, a wireless fax (WiFi) memory storage device, a Bluetooth (Bluetooth) memory storage device, or a Bluetooth low energy memory storage device (For example, iBeacon) and other memory storage devices based on various wireless communication technologies.

The memory controller 102 is used to execute a plurality of logic gates or control commands implemented in a hardware type or a firmware type, and perform operations such as writing, reading, and erasing data in the memory 104 according to the instructions of the host system. . In more detail, the processor of the memory controller 102 may be a hardware capable of computing. The processor of the memory controller 102 is, for example, a central processing unit (CPU), a microprocessor (micro-processor), or other programmable processing units, a digital signal processor (DSP) ), a programmable controller, an application specific integrated circuit (ASIC), a programmable logic device (PLD) or other similar circuit elements, but the present invention is not limited thereto.

The memory 104 includes a main storage area and an auxiliary storage area. The memory 104 may be a non-volatile memory, such as flash memory. The memory 104 is, for example, a single-level cell (SLC) NAND-type flash memory (ie, a flash memory that can store 1 bit in one memory cell), a multi-level memory cell (multi-level memory) cell, MLC) NAND type flash memory (ie, a flash memory that can store 2 bits in one memory cell), triple level cell (triple level cell, TLC) NAND type flash memory (ie, One memory cell can store 3-bit flash memory) or quadruple level cell (QLC) NAND-type flash memory (that is, one memory cell can store 4-bit flash memory flash memory) or other memory with the same characteristics.

FIG. 2 is a flowchart of a method for reading a memory according to an embodiment of the present invention. 3A is a schematic diagram of an initial setting state of a read verification voltage of a memory according to an embodiment of the present invention. The initial setting state of the read verification voltage of the memory may be the state when the memory is not used. 3B-3E are schematic diagrams illustrating dynamic adjustment of the read verify voltage of a memory according to some embodiments of the present invention. In FIGS. 3A to 3E , the memory 104 is illustrated by taking a multi-level memory cell (MLC) NAND flash memory as an example, but the present invention is not limited thereto.

Referring to FIG. 1 and FIG. 2 , the memory reading method of this embodiment is applicable to the storage device 100 and includes the following steps. In step S100, the memory controller 102 receives the read command. For example, the memory controller 102 may receive read commands from the host system.

Next, in step S102, the memory controller 102 obtains the cycle count and the read frequency from the auxiliary storage area. The cycle count can be defined as the number of writes/erases of cells in the memory. The read frequency can be defined as the number of times the memory cells in the memory are read per unit time.

Then, in step S104, the memory controller 102 determines the dynamic read verification voltage adjustment type of the main storage area according to the cycle count and the read frequency.

The initial setting method of the read verification voltage may include the following steps. First, a plurality of storage voltage distributions corresponding to a plurality of storage states of the memory 104 are obtained. Different types of memory 104 may have different numbers of storage states and different numbers of read verify voltages. For example, a single-level cell (SLC) can have two storage states and can have one read verify voltage. A multi-level memory cell (MLC) can have four storage states and can have three read verify voltages. A third-level memory cell (TLC) can have eight storage states and can have seven read verify voltages. A fourth-level memory cell (QLC) can have sixteen storage states and can have fifteen read verify voltages. Each storage state may have a corresponding storage voltage distribution. The storage voltage can be defined as the voltage state after a write operation is performed on the memory cell. The storage voltage distribution may be a normal distribution. Next, the read verification voltage is set between two adjacent storage voltage distributions. For example, the read verification voltage can be initially set as the middle value of two adjacent storage voltage distributions, so that the initially set read verification voltage and the adjacent two storage voltage distributions have the same reading margin.

Referring to FIG. 3A, for example, in the case where the memory 104 is a multi-level memory cell (MLC) NAND type flash memory, the memory 104 may have four storage states (eg, the storage state of "11", The storage state of "01", the storage state of "10" and the storage state of "00" are hereinafter referred to as "11", "01", "10" and "00"). The initial setting method of the read verification voltages R1 , R2 and R3 of the memory 104 may include the following steps. First, four storage voltage distributions corresponding to the four storage states of the memory 104 are obtained. Each storage state may have a corresponding storage voltage distribution, and the storage voltage distribution may be a normal distribution. Next, the read verification voltages R1, R2, and R3 are set between two adjacent storage voltage distributions. For example, the read verification voltage R1 can be set between the storage voltage distribution corresponding to “11” and the storage voltage distribution corresponding to “01”, and the read verification voltage R2 can be set at the storage voltage distribution corresponding to “01” The storage voltage distribution is between the storage voltage distribution corresponding to "10", and the read verification voltage R3 can be set between the storage voltage distribution corresponding to "10" and the storage voltage distribution corresponding to "00". In addition, the read verification voltages R1 , R2 , and R3 corresponding to the storage state can be initially set to the intermediate value of the distribution of two adjacent storage voltages respectively. In this way, the initially set read verification voltages R1 , R2 , and R3 can have the same read margins respectively with two adjacent storage voltage distributions, and the read margins in the initial state can be set to 100%.

In addition, taking a multi-level memory cell (MLC) NAND flash memory as an example, the failure mode of the memory 104 can be defined as: after the memory 104 undergoes operations such as writing, erasing, and reading, the storage The voltage distribution will be shifted so that the remaining read margin is below a certain proportion (eg, 50%, but the invention is not limited to this) of the read margin of the initial state (the stored voltage distribution with the largest displacement is used). In this state, a read error of the memory 104 may be caused, which may cause the memory 104 to fail.

If the above-mentioned failure mode occurs in the memory 104, a dynamic read scheme must be implemented to dynamically adjust the read verification voltage. In this way, the read verification voltage can be adjusted to a reasonable position (for example, the read margin is adjusted to be greater than 50% of the read margin in the initial state, but the present invention is not limited to this), so as to correctly read Data in the main storage area of memory 104 (eg, "11", "01", "10" or "00") is fetched.

In addition, in the subsequent dynamic adjustment of the read verification voltage, the cycle count can be used to determine the adjustment range of the read verification voltage. In detail, in the case of a high cycle count, since the shift range of the storage voltage distribution is large, the adjustment range required to read the verify voltage is large. In the case of low cycle counts, the magnitude of adjustment required to read the verify voltage is small due to the small displacement magnitude of the storage voltage distribution. "High Cycle Count" and "Low Cycle Count" are not fixed values, but depend on the impact of the memory's cycle count (write/erase times) on the memory's electrical data. For example, if a particular cycle count causes the read margin to drop below that of the failure mode, then a cycle count above or equal to this particular cycle count may be defined as a "high cycle count" and a low cycle count may be defined The cycle count for this particular cycle count is defined as "low cycle count".

In addition, in the subsequent dynamic adjustment of the read verification voltage, the read frequency can be used to determine the adjustment direction and adjustment range of the read verification voltage. The data in the main storage area can be divided into "hot data" (high reading frequency) and "cold data" (low reading frequency) according to the reading frequency. "High reading frequency" and "low reading frequency" are not fixed values, but depend on the influence of the reading frequency of the recording body on the electrical data of the recording body. For example, if a particular read frequency causes the read margin to drop below the read margin of the failure mode, then a read frequency higher than or equal to this particular read frequency can be defined as a "high read frequency", And a reading frequency lower than this specific reading frequency can be defined as a "low reading frequency". In addition, since the "hot data" or "cold data" can be used to determine the displacement direction and displacement amplitude of the storage voltage distribution corresponding to the storage state, the adjustment direction and the adjustment direction of the verification voltage can be determined according to the "hot data" or "cold data". adjustment range.

The dynamic read verification voltage adjustment types of the main storage area can be classified according to cycle count and read frequency. For example, according to "high cycle count", "low cycle count", "high read frequency" and "low read frequency", the dynamic read verification voltage adjustment types of the main storage area can be classified as shown in the table below, but this Inventions are not so limited. In other embodiments, more dynamic read verification voltage adjustment types can be distinguished according to the degree of cycle count and the degree of read frequency.

Table 1 type the first sort Category 2 third category Category 4 Category 5 cycle count high high Low Low - read frequency high Low high Low -

In Table 1, the read margins of the dynamic read verification voltage adjustment types of the first to fourth types (hereinafter referred to as the first to fourth types) are less than the read margin of the failure mode, so it is necessary to Dynamic adjustment of the read verify voltage. Furthermore, since the read margin of the fifth category is higher than that of the fail mode, no dynamic adjustment of the read verify voltage is required.

Since the first type and the third type are "high reading frequency", when the storage voltage distribution corresponding to "10" and the storage voltage distribution corresponding to "00" are displaced, they will shift in the direction of lowering the voltage. In addition, regarding the first type and the third type, when the storage voltage distribution corresponding to "11" and the storage voltage distribution corresponding to "01" are displaced, they are displaced in the direction of increasing the voltage. In addition, regarding the first and third types, when the storage voltage distribution is displaced, the displacement amplitude of the storage voltage distribution corresponding to "00" can be greater than the displacement amplitude of the storage voltage distribution corresponding to "10", and the displacement amplitude of the storage voltage distribution corresponding to "10" The displacement amplitude of the corresponding storage voltage distribution can be greater than the displacement amplitude of the storage voltage distribution corresponding to "11", and the displacement amplitude of the storage voltage distribution corresponding to "11" can be greater than the displacement amplitude of the storage voltage distribution corresponding to "01" . On the other hand, since the cycle count of the first type is higher than the cycle count of the third type, the displacement magnitude of the storage voltage distribution of the first type may be larger than that of the storage voltage distribution of the third type.

Referring to FIG. 3B, in the first category, the displacement amplitude of the storage voltage distribution corresponding to "00" in the direction of decreasing the voltage is 90% of the read margin of the initial state, so that the storage voltage distribution of "00" The read margin to the read verify voltage R3 drops by 90%, leaving 10%. The displacement amplitude of the storage voltage distribution corresponding to "10" in the direction of lowering the voltage is 70% of the read margin in the initial state, so that the reading between the storage voltage distribution of "10" and the read verification voltage R2 The margin drops by 70%, leaving 30%. The displacement amplitude of the storage voltage distribution corresponding to "11" in the direction of increasing the voltage is 50% of the read margin of the initial state, so that the readout margin between the storage voltage distribution of "11" and the read verification voltage R1 is 50%. Take the margin down by 50%, and leave 50%. In the embodiment of FIG. 3B , the displacement amplitude of the stored voltage distribution corresponding to “01” in the direction of increasing the voltage is not obvious, but the present invention is not limited to this.

Referring to FIG. 3D , in the third category, the displacement amplitude of the storage voltage distribution corresponding to “00” in the direction of decreasing the voltage is 70% of the read margin of the initial state, so that the storage voltage distribution of “00” is The read margin to the read verify voltage R3 drops by 70%, leaving 30%. The displacement amplitude of the storage voltage distribution corresponding to "10" in the direction of lowering the voltage is 50% of the read margin in the initial state, so that the readout between the storage voltage distribution of "10" and the read verification voltage R2 The margin drops by 50%, leaving 50%. The displacement amplitude of the storage voltage distribution corresponding to "11" in the direction of increasing the voltage is 30% of the read margin in the initial state, so that the readout margin between the storage voltage distribution of "11" and the read verification voltage R1 is 30%. Take the margin down by 30%, and leave 70%. In the embodiment of FIG. 3D , the displacement amplitude of the stored voltage distribution corresponding to “01” in the direction of increasing the voltage is not obvious, but the present invention is not limited to this.

Since the second type and the fourth type are "low reading frequency", when the storage voltage distribution is shifted, it will shift in the direction of lowering the voltage. In addition, for the second and fourth categories, when the storage voltage distribution is displaced, the displacement amplitude of the storage voltage distribution corresponding to "00" can be greater than the displacement amplitude of the storage voltage distribution corresponding to "10", and the displacement amplitude of the storage voltage distribution corresponding to "10" The displacement amplitude of the corresponding storage voltage distribution can be greater than the displacement amplitude of the storage voltage distribution corresponding to "01", and the displacement amplitude of the storage voltage distribution corresponding to "01" can be greater than the displacement amplitude of the storage voltage distribution corresponding to "11" . On the other hand, since the cycle count of the second type is higher than the cycle count of the fourth type, the displacement magnitude of the storage voltage distribution of the second type may be larger than the displacement magnitude of the storage voltage distribution of the fourth type.

Referring to FIG. 3C , in the second category, the displacement amplitude of the storage voltage distribution corresponding to "00" in the direction of decreasing the voltage is 95% of the read margin of the initial state, so that the storage voltage distribution of "00" The read margin to the read verify voltage R3 drops by 95%, leaving 5%. The displacement amplitude of the storage voltage distribution corresponding to "10" in the direction of lowering the voltage is 90% of the read margin in the initial state, so that the reading between the storage voltage distribution of "10" and the read verification voltage R2 The margin drops by 90%, leaving 10%. The displacement amplitude of the storage voltage distribution corresponding to "01" in the direction of lowering the voltage is 55% of the read margin in the initial state, so that the readout between the storage voltage distribution of "01" and the read verification voltage R1 The margin drops by 55%, leaving 45%. In the embodiment of FIG. 3C , the displacement amplitude of the stored voltage distribution corresponding to “11” in the direction of decreasing the voltage is not obvious, but the present invention is not limited to this.

Referring to FIG. 3E , in the fourth category, the displacement amplitude of the storage voltage distribution corresponding to “00” in the direction of lowering the voltage is 90% of the read margin of the initial state, so that the storage voltage distribution of “00” The read margin to the read verify voltage R3 drops by 90%, leaving 10%. The displacement amplitude of the storage voltage distribution corresponding to "10" in the direction of lowering the voltage is 70% of the read margin in the initial state, so that the reading between the storage voltage distribution of "10" and the read verification voltage R2 The margin drops by 70%, leaving 30%. The displacement amplitude of the storage voltage distribution corresponding to "01" in the direction of lowering the voltage is 50% of the read margin in the initial state, so that the readout between the storage voltage distribution of "01" and the read verification voltage R1 The margin drops by 50%, leaving 50%. In the embodiment of FIG. 3E , the displacement amplitude of the stored voltage distribution corresponding to “11” in the direction of decreasing the voltage is not obvious, but the present invention is not limited to this.

In the present embodiment, the numerical values of the displacement amplitudes of the stored voltage distributions in FIGS. 3B to 3E are only examples, and the present invention is not limited thereto.

Next, in step S106, the memory controller 102 dynamically adjusts at least one read verification voltage of the main storage area according to the dynamic read verification voltage adjustment type. For example, the memory controller 102 can dynamically adjust the read verify voltage of the memory cells in the main storage area.

Referring to FIGS. 3B and 3D , corresponding to the displacement direction and displacement amplitude of the storage voltage distributions of the first and third types, the read verification voltage R1 is dynamically adjusted in the direction of increasing the voltage, and the read verification voltage R2 , R3 will be dynamically adjusted in the direction of reducing the voltage. In addition, in FIG. 3B and FIG. 3D , when the read verification voltage is dynamically adjusted, the adjustment range S3 of the read verification voltage R3 may be greater than the adjustment range S2 of the read verification voltage R2, and the adjustment of the read verification voltage R2 The amplitude S2 may be greater than the adjustment amplitude S1 of the read verification voltage R1. In addition, since the cycle count of the first type is higher than that of the third type, the adjustment range of the read verification voltage of the first type may be greater than the adjustment range of the read verification voltage of the third type.

3C and FIG. 3E , corresponding to the displacement directions and displacement amplitudes of the storage voltage distributions of the second and fourth types, the read verification voltages R1 , R2 , and R3 are dynamically adjusted in the direction of decreasing the voltage. In addition, in FIG. 3C and FIG. 3E , when the read verification voltage is dynamically adjusted, the adjustment range S3 of the read verification voltage R3 may be greater than the adjustment range S2 of the read verification voltage R2, and the adjustment of the read verification voltage R2 The amplitude S2 may be greater than the adjustment amplitude S1 of the read verification voltage R1. In addition, since the cycle count of the second type is higher than the cycle count of the fourth type, the adjustment range of the read verification voltage of the second type may be larger than the adjustment range of the read verification voltage of the fourth type.

On the other hand, if the dynamic read verification voltage adjustment type is the fifth type, there is no need to dynamically adjust the read verification voltage, that is, the adjustment range for the dynamic adjustment of the read verification voltage is zero.

Then, in step S108, the memory controller 102 performs a read operation on the main storage area according to the adjusted read verification voltage. Then, step S110 can be performed, and the memory controller 102 records the read count in the auxiliary storage area for data update. In addition, step S112 may be performed, and the memory controller 102 outputs the data read from the main storage area.

Based on the above embodiments, in the reading method of the memory 104, the memory controller 102 dynamically adjusts the read verification voltage of the main storage area according to the dynamic read verification voltage adjustment type, so that good reading can be maintained. margin, prevent read errors, and improve the endurance of memory devices.

Although the present invention has been disclosed above by the embodiments, it is not intended to limit the present invention. Anyone with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the present invention. Therefore, The protection scope of the present invention shall be determined by the scope of the appended patent application.

00, 01, 10, 11: store status 100: storage device 102: Memory Controller 104: Memory R1, R2, R3: read verification voltage S1, S2, S3: adjustment range S100, S102, S104, S106, S108, S110, S112: Steps

FIG. 1 is a schematic diagram of a storage device according to an embodiment of the present invention. FIG. 2 is a flowchart of a method for reading a memory according to an embodiment of the present invention. 3A is a schematic diagram of an initial setting state of a read verification voltage of a memory according to an embodiment of the present invention. 3B-3E are schematic diagrams illustrating dynamic adjustment of the read verify voltage of a memory according to some embodiments of the present invention.

S100, S102, S104, S106, S108, S110, S112: Steps

Claims (10)

A method for reading a memory, suitable for a storage device, wherein the storage device includes a memory controller and a memory coupled to each other, the memory includes a main storage area and an auxiliary storage area, and the memory is Reading methods include: the memory controller receives a read command; the memory controller obtains the cycle count and read frequency from the auxiliary storage area; The memory controller determines the dynamic read verification voltage adjustment type of the main storage area according to the cycle count and the read frequency; the memory controller dynamically adjusts at least one read verification voltage of the main storage area according to the dynamic read verification voltage adjustment type; and The memory controller performs a read operation on the main storage area according to the adjusted at least one read verification voltage. The method for reading a memory according to claim 1, wherein the storage device comprises a flash drive, a memory card, a solid state hard disk or a wireless memory storage device. The method for reading a memory according to claim 1, wherein the memory includes a non-volatile memory. The method for reading a memory according to claim 1, wherein the cycle count is used to determine an adjustment range of the at least one read verification voltage. The method for reading a memory according to claim 1, wherein the reading frequency is used to determine an adjustment direction and an adjustment range of the at least one read verification voltage. The method for reading a memory according to claim 1, further comprising: After performing the read operation, the memory controller records the read count in the auxiliary storage area. The method for reading a memory according to claim 1, further comprising: After performing the read operation, the memory controller outputs the data read from the main storage area. The method for reading a memory according to claim 1, wherein at least one initial setting method of the read verification voltage comprises: obtaining a plurality of storage voltage distributions corresponding to a plurality of storage states of the memory; and The read verification voltage is set between two adjacent storage voltage distributions. The method for reading a memory according to claim 8, wherein the storage voltage distribution includes a normal distribution. The method for reading a memory according to claim 1, wherein the read verification voltage is initially set to be an intermediate value of two adjacent storage voltage distributions.

Images