TW202137481A - 在晶粒轉移期間的部分雷射剝離程序及由其形成之結構 - Google Patents
在晶粒轉移期間的部分雷射剝離程序及由其形成之結構 Download PDFInfo
- Publication number
- TW202137481A TW202137481A TW109143362A TW109143362A TW202137481A TW 202137481 A TW202137481 A TW 202137481A TW 109143362 A TW109143362 A TW 109143362A TW 109143362 A TW109143362 A TW 109143362A TW 202137481 A TW202137481 A TW 202137481A
- Authority
- TW
- Taiwan
- Prior art keywords
- light
- gallium
- emitting diode
- emitting diodes
- substrate
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 44
- 230000008569 process Effects 0.000 title claims description 9
- 239000000758 substrate Substances 0.000 claims abstract description 124
- 239000000463 material Substances 0.000 claims description 224
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 123
- 229910052733 gallium Inorganic materials 0.000 claims description 113
- 239000004065 semiconductor Substances 0.000 claims description 48
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 28
- 229910002601 GaN Inorganic materials 0.000 claims description 17
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 17
- 229910052757 nitrogen Inorganic materials 0.000 claims description 15
- 230000013011 mating Effects 0.000 claims description 14
- 238000002844 melting Methods 0.000 claims description 14
- 230000008018 melting Effects 0.000 claims description 14
- 239000000853 adhesive Substances 0.000 claims description 13
- 230000001070 adhesive effect Effects 0.000 claims description 13
- 230000001678 irradiating effect Effects 0.000 claims description 11
- 239000007788 liquid Substances 0.000 claims description 5
- 125000004433 nitrogen atom Chemical group N* 0.000 claims description 4
- 238000003825 pressing Methods 0.000 claims description 4
- 238000010438 heat treatment Methods 0.000 claims description 2
- 210000004508 polar body Anatomy 0.000 claims 1
- 230000000737 periodic effect Effects 0.000 description 13
- 230000000712 assembly Effects 0.000 description 11
- 238000000429 assembly Methods 0.000 description 11
- 230000004907 flux Effects 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 238000000926 separation method Methods 0.000 description 8
- 229910000679 solder Inorganic materials 0.000 description 7
- 150000001875 compounds Chemical class 0.000 description 6
- 229910045601 alloy Inorganic materials 0.000 description 5
- 239000000956 alloy Substances 0.000 description 5
- 239000013078 crystal Substances 0.000 description 5
- CURLTUGMZLYLDI-UHFFFAOYSA-N Carbon dioxide Chemical compound O=C=O CURLTUGMZLYLDI-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 239000011159 matrix material Substances 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 229910000846 In alloy Inorganic materials 0.000 description 2
- 229910001128 Sn alloy Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- 229910002092 carbon dioxide Inorganic materials 0.000 description 2
- 239000001569 carbon dioxide Substances 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000001704 evaporation Methods 0.000 description 2
- 230000007717 exclusion Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 230000035939 shock Effects 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- -1 tungsten nitride Chemical class 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- 229910000807 Ga alloy Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 1
- AJGDITRVXRPLBY-UHFFFAOYSA-N aluminum indium Chemical compound [Al].[In] AJGDITRVXRPLBY-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000004049 embossing Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 229920000307 polymer substrate Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0095—Post-treatment of devices, e.g. annealing, recrystallisation or short-circuit elimination
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68318—Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
- H01L2221/68322—Auxiliary support including means facilitating the selective separation of some of a plurality of devices from the auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68354—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05184—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05684—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/05686—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
- H01L2224/81011—Chemical cleaning, e.g. etching, flux
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
- H01L2224/81204—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81208—Compression bonding applying unidirectional static pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/8122—Applying energy for connecting with energy being in the form of electromagnetic radiation
- H01L2224/81224—Applying energy for connecting with energy being in the form of electromagnetic radiation using a laser
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/81455—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/81466—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/814—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/81463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/81484—Tungsten [W] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81399—Material
- H01L2224/81486—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
- H01L2933/0066—Processes relating to semiconductor body packages relating to arrangements for conducting electric current to or from the semiconductor body
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- High Energy & Nuclear Physics (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Led Devices (AREA)
- Led Device Packages (AREA)
Abstract
一種轉移方法包含在一第一基板上提供一第一發光二極體,執行該第一發光二極體從該第一基板之一部分雷射剝離,在執行該部分雷射剝離之後將該第一發光二極體雷射接合至該背板,及在該雷射接合之後將該第一基板與該第一發光二極體分開。
Description
本發明之實施例大體上係關於一種製造半導體發光二極體之方法,且明確言之係關於一種採用部分雷射剝離之發光二極體晶粒轉移之方法,及由其形成之結構。
發光二極體(LED)用於電子顯示器中,諸如膝上型電腦或LED電視機中之液晶顯示器。然而,以一高良率將不同色彩LED附接至一顯示裝置之相同背板係具挑戰性的。
根據本發明之一態樣,一種轉移方法包含:在一第一基板上提供一第一發光二極體;執行該第一發光二極體從該第一基板之一部分雷射剝離;在執行該部分雷射剝離之後將該第一發光二極體雷射接合至該背板;及在該雷射接合之後將該第一基板與該第一發光二極體分開。
根據本發明之又另一態樣,一種發光裝置總成包括含有接合墊之一背板,及透過一各自接合材料部分附接至該等接合墊之一第一子集的第一發光二極體。該等第一發光二極體之各者包括一第一導電類型半導體層、及定位於該第一導電類型半導體層之一表面上且包含大於55%之一原子濃度之鎵的一富含鎵之材料部分。
本發明之實施例係關於一種製造發光二極體之方法,且明確言之係關於一種採用部分雷射剝離之LED晶粒轉移之方法,及由其形成之結構,其等之各個態樣在下文進行描述。貫穿圖式,藉由相同元件符號描述相同元件。除非另外明確規定,否則假定具有相同元件符號之元件具有一相同材料組合物。圖式未按比例繪製。除非另外明確描述或清楚指示無元件重複,否則一元件之多個例項可為重複的,其中繪示元件之一單個例項。僅採用諸如「第一」、「第二」及「第三」之序數來識別類似元件,且可跨本發明之說明書及發明申請專利範圍採用不同序數。
一發光二極體可為其中p側及n側接觸件定位於結構之相對側上的一垂直結構(例如,一垂直LED)或其中p側及n側接觸件定位於結構之相同側上的一橫向結構。如本文中使用,一「發光二極體總成」係指其中至少一個發光二極體相對於一載體結構在結構上固定的一總成,該載體結構可包含(舉例而言)一背板或經組態以向至少一個發光二極體提供穩定機械支撐之任何其他結構。
在本發明之實施例中,提供用於將一發光二極體陣列從一生長基板轉移至一目標基板(諸如一背板)之一方法。在一闡釋性實例中,目標基板可為一背板基板,諸如用於驅動發光二極體之一主動或被動矩陣背板基板。如本文中使用,一「背板」或一「背板基板」係指經組態以在其上附裝多個二極體之任何基板。在一項實施例中,背板基板上之相鄰發光二極體之中心間間距可為生長基板上之相鄰發光二極體之中心間間距之整數倍。發光二極體可包含複數個發光二極體,諸如兩個發光二極體之一群組,一個發光二極體經組態以發射藍光且一個發光二極體經組態以發射綠光。發光二極體可包含三個發光二極體之一群組,一個發光二極體經組態以發射藍光,一個發光二極體經組態以發射綠光,且一個發光二極體經組態以發射紅光。如本文中使用,「相鄰發光二極體」係指定位成比至少另一發光二極體更緊鄰之複數個兩個或兩個以上發光二極體。本發明之方法可提供將發光二極體之一子集從一生長基板上之一發光二極體陣列選擇性地轉移至背板基板。
可在各自初始生長基板上製造一相同類型之二極體。如本文中使用,一「初始生長基板」係指經處理以在其上或其中形成裝置之一基板。裝置可包含發光二極體及/或感測器裝置(例如,光偵測器)及/或任何其他電子裝置。發光二極體可為任何類型之發光二極體,即,垂直發光二極體、橫向發光二極體、或其等之任何組合。相同類型之二極體可形成於各初始生長基板上,類型從一個初始生長基板至另一初始生長基板係不同的。二極體可在各自初始生長基板上形成為一陣列。
參考圖1,繪示含有包含發光二極體10之晶粒之一生長基板之一第一源試樣1。基板可包含在一周邊處之一邊緣排除區300,其中未形成二極體。基板可包含配置成一第一陣列組態之一相同類型(其在本文中被稱為第一類型)之發光二極體。第一類型之發光二極體係相同二極體之多個例項,其等可為(舉例而言)發射一相同峰值波長之光之發光二極體。舉例而言,第一類型之發光二極體可為發射紅光二極體、發射綠光二極體或發射藍光二極體。
第一陣列組態具有沿一各自主方向(即,第一陣列組態之主方向)之一主方向間距Px1且具有沿一各自副方向(即,第一陣列組態之副方向)之一副方向間距Py1。如本文中使用,一陣列組態之一主方向及一第二方向係指陣列組態之一單元胞沿其等重複的兩個方向。在一矩形陣列組態中,主方向及第二方向可彼此垂直,且被稱為一x方向及一y方向。
可將基板上之發光二極體10轉移至第二陣列組態中之具有接合位點之多個背板。可採用一預定轉移圖案及一預定轉移序列用於轉移發光二極體10。不同基板提供之不同類型之發光二極體可結合來自基板之發光二極體10採用以提供一功能性直視發光二極體總成。
參考圖2,繪示用於將四個不同類型之裝置(10B、10G、10R、10S) (例如,分別係發射藍光、綠光及紅光LED及選用感測器)轉移至四個背板(BP1、BP2、BP3、BP4)之一例示性轉移圖案及一例示性轉移序列。可在四個源基板(B、G、R、S)上提供四個不同類型之裝置(10B、10G、10R、10S),該四個源基板可包括四個轉移基板、四個生長基板或其等之組合。可在第一源基板B上提供第一發光二極體10B,可在第二源基板G上提供第二發光二極體10G,可在第三源基板R上提供第三發光二極體10R,且可在第四源基板S上提供感測器10S。
可將標記為「1」之第一發光二極體10B之一子集從第一源基板B轉移至第一背板BP1上之用「1」標記之位置。隨後,可將標記為「2」之第二二極體10G之一子集從第二源基板G轉移至一第二基板BP2至第二背板BP2上之用「2」標記之位置。循序轉移繼續,其中各組二極體用逐漸增加數字索引標記直至該組二極體用數字索引「16」標記。
雖然針對其中採用四個源基板(B、G、R、S)及四個背板(BP1、BP2、BP3、BP4)之情況繪示例示性轉移圖案及例示性轉移序列,但本發明之方法可應用於其中採用m個轉移總成及n個背板之任何情況,其中m係大於1之一整數,n係大於1之一整數,且n不小於m。n個背板與來自m個轉移總成之二極體接合以形成n個整合發光二極體總成。在一項實施例中,n可與m相同或大於m。
提供複數個轉移總成,例如,m個轉移總成。m個轉移總成之各者包括具有一相同二維週期性之二維陣列內之一各自源基板(B、G、R、S)及各自裝置(10B、10G、10R、10S)。如本文中使用,多個結構之一相同二維週期性係指一組態,其中多個結構之各者具有一各自單元結構且各自單元結構之例項沿兩個獨立週期性方向(例如,一第一週期性方向及一第二週期性方向)重複,且對於全部多個結構,單元結構沿各自第一週期性方向以一相同第一間距重複且沿各自第二週期性方向以一相同第二間距重複,且第一週期性方向與第二週期性方向之間之角度對於全部多個結構相同。n個背板之各者具有經組態以安裝m個類型之二極體之各自單元接合材料部分圖案之一週期性重複。
m個類型之裝置之各者可為m個轉移總成中之一各自轉移總成內之裝置之一者。沿n個背板之各者內之兩個獨立方向之各單元接合材料部分圖案之間距可為m個轉移總成之各者內之裝置之二維週期性之一各自間距之倍數。在一闡釋性實例中,裝置(10B、10G、10R、10S)之各者在一各自轉移總成內可為週期性的,其中第一週期性a沿一第一方向,且其中第二週期性b沿一第二方向(其可垂直於第一方向)。背板之各者內之單位導電接合墊圖案可具有沿一第一方向之第一週期性2a (其係a之一整數倍),且具有沿一第二方向(其可垂直於第一方向)之第二週期性2b (其係b之一整數倍)。
可藉由將各各自轉移總成安置於一各自背板(BP1、BP2、BP3、BP4)上方之防止各自轉移總成上之現有裝置與先前接合至各自背板(BP1、BP2、BP3、BP4)之任何裝置(10B、10G、10R、10S) (若有)碰撞的位置處而將來自m個轉移總成之各者之裝置(10B、10G、10R、10S)之子集循序轉移至n個背板中之各自背板(BP1、BP2、BP3、BP4)。
參考圖4,繪示第一源試樣1,其包含一第一基板8A (其亦被稱為一第一生長基板或一第一源基板)及定位於第一基板8A上之第一發光二極體10B。第一基板8A可為其上可生長LED層之任何適合基板,諸如其上可生長LED半導體層之一單晶基板。舉例而言,第一基板8A可為一藍寶石基板。
各第一發光二極體10B包含一緩衝層11及一第一導電類型半導體層12。各緩衝層11係包含鎵及氮之一非晶III至V族化合物半導體層。各第一導電類型半導體層12係包含鎵及氮之一結晶III至V族化合物半導體材料層。舉例而言,緩衝層可包含非晶氮化鎵(GaN)、氮化銦鎵(InGaN)、氮化鋁鎵(AlGaN)或氮化鋁銦鎵(AlInGaN),而第一導電類型半導體層12可包含單晶或多晶GaN、InGaN、AlGaN或AlInGaN。第一導電類型半導體層12具有第一類型之導電性,其可為n型或p型。舉例而言,第一導電類型半導體層12包括一n型半導體層。緩衝層11可為未摻雜的或亦可具有第一導電類型。
緩衝層11定位於第一導電類型半導體層12與第一基板8A之間。緩衝層11可具有與第一導電類型半導體層12相同之材料組合物。舉例而言,緩衝層11及第一導電類型半導體層12兩者可包括氮化鎵。可在將結晶氮化鎵第一導電類型半導體層12初始沈積於圖案化藍寶石基板(PSS) 8A上期間形成非晶氮化鎵緩衝層11,其中氮化鎵生長條件從非晶轉變為結晶氮化鎵層生長。緩衝層11之厚度可在從100 nm至400 nm,諸如從150 nm至300 nm的範圍中,但亦可採用更小及更大厚度。第一導電類型半導體層12之厚度可從500 nm至5微米,諸如1微米至3微米,但亦可採用更小及更大厚度。
一主動層13定位於第一導電類型半導體層12上方。在一項實施例中,主動層13可包括選自GaN、InGaN、AlGaN及/或AlInGaN之至少一個塊體、準塊體或量子井層。舉例而言,主動層可包括各自GaN及/或AlGaN障壁層之間之一或多個InGaN量子井層之一堆疊。通常,可採用此項技術中已知之任何發光層堆疊用於主動層13。
一第二導電類型半導體層14定位於主動層上方。第二導電類型半導體層14具有一第二導電類型之一摻雜。第二導電類型係與第一導電類型相反。若第一導電類型係n型,則第二導電類型係p型,且反之亦然。在一項實施例中,第一導電類型係n型,且第二導電類型係p型。各第二導電類型半導體層14可包括一結晶(例如,單晶或多晶) GaN、InGaN、AlGaN及/或AlInGaN層。因此,主動層13定位於第一導電類型層與第二導電類型層之間。
一接觸層級(contact-level)材料層15定位於第二導電類型層14上方。接觸層級材料層15包括充當一電極(例如,p型側電極)的至少一個導電層。接觸層級材料層15可包含一層堆疊,該層堆疊從底部至頂部包含一透明導電氧化物層、一反射體層及/或一接合墊材料層。透明導電氧化物層包含一透明導電氧化物材料,諸如氧化銦錫或鋁摻雜之氧化鋅。反射體層包含金、銀及/或鋁。接合墊材料層包含可充當一接合墊之一金屬材料,諸如金、銅、鎳、鈦、氮化鈦、鎢、氮化鎢、具有高於隨後待採用之一焊料之一熔點之另一金屬、其等之合金、及/或其等之層堆疊。
可採用各種圖案化方法來圖案化各第一發光二極體10B內之第二導電類型半導體層14、主動層13及視需要第一導電類型半導體層12之堆疊以在鄰近LED 10B之間形成凹槽19。一介電基質層16可形成於第一LED 10B之間。凹槽19界定各第一LED 10B之區域。明確言之,上覆於第一基板8A且由一組凹槽19橫向圍封之各連續組圖案化材料層組成一第一發光二極體10B。在一項實施例中,可以一晶格圖案形成凹槽19以提供第一發光二極體10B之一陣列,其可為第一發光二極體10B之一週期性陣列。第一發光二極體10B可發射一第一峰值波長之光,諸如具有藍色光譜範圍中之第一峰值波長之藍光。
雖然圖4繪示第一發光二極體10B之一特定實施例,但假若在各第一發光二極體10B之背離第一基板8A之一側上提供用於附接一接合材料部分之一結構,則可利用採用用於第一發光二極體10B之任何組態之本發明之實施例。
參考圖5A,一二極體側接合材料部分17可附接至第一發光二極體10B之各者中之接觸層級材料層15。在一項實施例中,二極體側接合材料部分17可為焊料部分,諸如純錫或錫及銦之一合金。
提供一背板32。背板32包含一基板及形成於該基板之一前側表面上的一金屬互連層325。在一項實施例中,基板可包含一塑膠(例如,聚合物)基板。在一項實施例中,金屬互連層325可包含複數個金屬互連結構,該複數個金屬互連結構定位於基板之表面上及/或嵌入於至少一個絕緣材料中且在待接合至背板32上之發光二極體與背板32之輸入/輸出接腳之間提供電連接。
可在上覆於金屬互連層325之背板32之一表面上提供接合墊34。在一項實施例中,接合墊34可經配置為二維週期性陣列或配置為一維週期性陣列。接合墊34包含一接合墊材料,諸如金、銅、鎳、鈦、氮化鈦、鎢、氮化鎢、具有高於隨後待採用之一焊料之一熔點之另一金屬、其等之合金、及/或其等之層堆疊。
一背板側接合材料部分37可附接至接合墊34。在一項實施例中,背板側接合材料部分37可為焊料部分,諸如純錫或錫及銦之合金。
第一源試樣1及背板32可對準,使得一對之一二極體側接合材料部分17及一背板側接合材料部分37在接合墊34之週期性陣列之每一晶格點處彼此面對。
參考圖5B,使背板32及第一源試樣1彼此接觸,使得各相向對之一二極體側接合材料部分17及一背板側接合材料部分37彼此接觸。二極體側接合材料部分17之各者可與一各自底層背板側接合材料部分37具有一面積重疊。在一項實施例中,重疊面積可為二極體側接合材料部分17之面積之至少70% (諸如大於80%及/或大於90%)。在一項實施例中,各二極體側接合材料部分17之幾何中心可上覆於一底層背板側接合材料部分37之一幾何中心。
通常,至少一個接合材料部分(17、37)可經安置於各垂直相鄰對之接合墊34之一各自接合墊與第一發光二極體10B之一各自第一發光二極體之間。在一項實施例中,可在各垂直相鄰對之接合墊34之一各自接合墊與第一發光二極體10B之一各自第一發光二極體之間提供一對之一二極體側接合材料部分17及一背板側接合材料部分37。在一項實施例中,可省略二極體側接合材料部分17。在另一實施例中,可省略背板側接合材料部分37。
在一項實施例中,一助焊劑35可施用於背板32與第一發光二極體10B之間,使得助焊劑35橫向圍繞各接合材料部分(17、37)。助焊劑35可為與氧化錫反應以留下金屬錫接合材料部分(17、37)的任何適合液體助焊劑。在一項實施例中,可採用一夾具(諸如一夾箝400)以將背板32及第一源試樣1之總成固持於適當位置而無橫向滑移。在一闡釋性實例中,夾箝400可包含:一上板400U,其壓抵背板32或第一源試樣1之一者之背側;一下板400L,其壓抵背板32或第一源試樣1之另一者之背側;一框架400F,其包含將上板400U及下板400L固持於適當位置之機械支撐元件;及一調整單元400A,其調整施加至上板400U及/或施加至下板400L之力或調整上板400U與下板400L之間之距離。接觸第一源試樣1之板(諸如上板400U)可包含對UV、可見光或IR雷射輻射透明之材料及/或其可包含一中心開口,使得雷射光束可穿過其,而上板400U僅夾箝第一源試樣1之邊緣。
在一闡釋性實例中,在沿垂直方向將一壓縮力施加至背板32、接合材料部分(17、37)及第一源試樣1之總成時可將背板32及第一源試樣1固持於適當位置。可選定壓縮力之量值,使得接合材料部分(17、37)不以顯著方式變形,即,接合材料部分(17、37)維持如在夾箝之前提供之形狀,且不使各自接合材料部分17及37彼此接合。在一闡釋性實例中,若背板32與第一源試樣1之間存在100,000對之一二極體側接合材料部分17及一背板側接合材料部分37,則藉由夾箝400施加之壓縮力之量值可在從250 N至400 N的範圍中。
參考圖5C,可執行一循序雷射照射程序以用一分離雷射光束LD選擇性地照射上覆於隨後待轉移至背板32之一第一發光二極體10B之各緩衝層11。隨後轉移至背板32之全部第一發光二極體10B之集合在本文中被稱為第一發光二極體10B之一第一子集。分離雷射光束LD執行一部分雷射剝離程序,其用於部分剝離第一發光二極體10B之第一子集,且在本文中被稱為一分離雷射照射程序。用分離雷射光束LD循序地逐個照射第一發光二極體10B之第一子集之各緩衝層11。分離雷射光束LD之橫向尺寸(諸如一直徑)可大約與一第一發光二極體10B之橫向尺寸相同。因此,可個別地照射各緩衝層11而不導致相鄰緩衝層11之顯著組合物變化。
分離雷射光束LD可具有一紫外波長或一可見光範圍中之一波長,且可被照射緩衝層11之含鎵及氮之III至V族化合物半導體材料吸收。在不希望受一特定理論束縛之情況下,據信將分離雷射光束LD照射至一緩衝層11上使氮原子蒸發而不使鎵原子蒸發或使鎵原子蒸發最少。因此,照射減小一剩餘材料中之氮之原子百分比。在此步驟期間及之後可藉由夾箝400將第一源試樣1及背板32機械地固持於適當位置。
在一項實施例中,且在不受一特定理論束縛之情況下,據信可將第一發光二極體10B之第一子集內之緩衝層11之照射子集轉換成富含鎵之液滴111。富含鎵之液滴111可由純液體富含鎵之液滴組成或可包含含有大於55% (諸如60%至99%)之一原子濃度之鎵之鎵及氮之一合金。
如圖5D中展示,若第一源試樣1溫度維持在鎵之熔化溫度(例如,29.76℃)或其合金之熔化溫度以下,則液體富含鎵之液滴111可在照射之後固化成固體富含鎵之材料部分(例如,純鎵或富含鎵之合金粒子或區) 211。在一項實施例中,雷射照射緩衝層11之各剩餘部分(其係第一發光二極體10B之第一子集內之緩衝層11之一子集)可包含富含鎵之材料部分211 (即,固體純鎵或富含鎵之合金粒子或區)。在一項實施例中,富含鎵之材料部分211可包含大於55% (諸如60%至100%)之一原子濃度之鎵原子。富含鎵之材料部分211可具有在從5 nm至100 nm (諸如從10 nm至50 nm)之一範圍中之一平均厚度,但亦可採用更小及更大厚度。各富含鎵之材料部分211可包括一連續材料層,或可包括球形材料部分之一群集。定位於隨後未轉移至背板32之第一發光二極體10B之第二子集內之緩衝層11之子集未用雷射光束LD進行照射,且因此,保留作為緩衝層11,諸如具有約50原子百分比鎵及因此高於富含鎵之材料部分211之一熔點之氮化鎵緩衝層。
由於各鄰接對內之一背板側接合材料部分37及一二極體側接合材料部分17僅在雷射照射期間彼此接觸且未彼此接合,故來自雷射照射之機械衝擊未傳輸至可包含一相對易碎聚合物之背板32。因此,上文關於圖5C及圖5D描述之形成富含鎵之材料部分211之部分雷射剝離可導致對背板32及對背板32上之導電元件(34、325)之小或無損壞。此外,部分雷射剝離程序防止在隨後處理步驟(諸如圖5F之處理步驟)中對重新固化接合材料部分之損壞,此係因為在部分雷射剝離之後發生接合回焊。
參考圖5E,背板32及第一源試樣1可用一較大力壓抵彼此以誘發接合材料部分(17、37)之變形(即,精壓接合材料部分以使任何粗糙接合表面平滑化)。因此,在將緩衝層11之子集轉換成富含鎵之材料部分211之後,各配接對之一各自二極體側接合材料部分17及一各自背板側接合材料部分37可在大於第一壓力之一第二壓力下壓抵彼此。第二壓力足以形成二極體側接合材料部分17及背板側接合材料部分37之變形。在一闡釋性實例中,若背板32與第一源試樣1之間存在100,000對之一二極體側接合材料部分17及一背板側接合材料部分37,則藉由夾箝400施加之壓縮力之一量值可在從500 N至1,000 N的範圍中。
參考圖5F,可執行一循序局部雷射照射程序以誘發回焊且隨後接合各配接對之一二極體側接合材料部分17及下伏於待轉移至背板32之第一發光二極體10B之第一子集之一背板側接合材料部分37。雷射照射誘發將第一發光二極體10B之第一子集接合至背板32,且在本文中被稱為一接合雷射照射程序。在接合雷射照射程序期間採用之雷射光束LB具有小於第一發光二極體10B中之III至V族化合物半導體材料(例如,含鎵及氮之材料)之帶隙之一光子能量,且因此穿過第一發光二極體10B。舉例而言,在接合雷射照射程序期間採用之雷射光束LB可為一紅外雷射光束,諸如具有9.4微米或10.6微米之一波長之二氧化碳雷射光束。
雷射光束LB可循序地照射各配接對之一二極體側接合材料部分17及一背板側接合材料部分37。將各照射對之一二極體側接合材料部分17及一背板側接合材料部分37加熱至一回焊溫度,該對之二極體側接合材料部分17及背板側接合材料部分37之接合材料(其等可為焊料)在該回焊溫度下回焊。在終止將雷射光束照射至一配接對之一二極體側接合材料部分17及一背板側接合材料部分37上時,回焊材料重新固化以提供一重新固化接合材料部分47。各重新固化接合材料部分47接合至一接合墊34及一第一發光二極體10B之接觸層級材料層15。
通常,第一發光二極體10B之第一子集可藉由局部雷射照射至至少一個接合材料部分(17、37)之一各自底層集合上而接合至接合墊34之一各自底層接合墊,該至少一個接合材料部分(17、37)之該各自底層集合經回焊且重新固化以形成一重新固化接合材料部分47。在一項實施例中,各配接對之二極體側接合材料部分17及背板側接合材料部分37可在局部雷射照射期間在第二壓力下壓抵彼此。第一發光二極體10B之第一子集內之各第一發光二極體10B可接合至背板32,且第一發光二極體10B之第二子集內之各第一發光二極體10B可保持未接合至背板32。富含鎵之材料部分211在第一基板8A與一第一導電類型半導體層12之間提供弱黏著力。由於藉由富含鎵之材料部分211將第一發光二極體10B固持於適當位置,故相較於在先前技術接合程序中可使用一較低功率雷射光束LB。此進一步減少對背板32之損壞。助焊劑35可在用雷射光束LB照射期間蒸發或可在此步驟之後倒出。
參考圖5G,從夾箝400移除第一源試樣1及背板32且將其等加熱至高於富含鎵之材料部分211之熔化溫度但低於非晶緩衝層11之熔化溫度(例如,低於氮化鎵之熔化溫度)的一溫度。舉例而言,若富含鎵之材料部分211包括純鎵,則溫度升高至至少攝氏30度(諸如攝氏35至50度)以使富含鎵之材料部分211熔化成為富含鎵之液滴111。此在施加或未施加一機械力之情況下將背板32及第一發光二極體10B之第一子集之一第一總成與第一基板8A及第一發光二極體10B之第二子集之一第二總成分開。舉例而言,可用小於100 N之一力將第二總成拉離第一總成。視需要,一富含鎵之材料部分311 (諸如重新固化之富含鎵之液滴111或部分211之殘留物)可定位於一第一導電類型半導體層12之一表面上。富含鎵之材料部分311包含大於55%之一原子濃度(其可大於95%)之鎵。在一項實施例中,富含鎵之材料部分311可基本上由鎵組成,且可具有在從5 nm至100 nm (諸如從10 nm至50 nm)之一範圍中之一厚度。
若期望一單色LED裝置,則製程在圖5G中展示之步驟結束。替代地,可重複圖5A至圖5G中展示之步驟以將不同色彩LED接合至背板32以形成一多色顯示器。
參考圖6A,可提供一第二源試樣2,其包含定位於一第二基板8B上的第二發光二極體10G。第二發光二極體10G之各者可包括在與第二基板8B之一介面處的一各自額外緩衝層11。第二發光二極體10G可經配置成包含包含第一總成中之第一發光二極體10B之第一子集之一鏡像圖案之空位的一圖案。在一項實施例中,第二發光二極體10G可發射不同於第一峰值波長之一第二峰值波長之光。第二源試樣及第一總成可彼此對準,使得背板32上之各第一發光二極體10B下伏於第二源試樣中之空位之一各自空位。
參考圖6B,第二發光二極體10G可經安置於第一總成上方,使得至少一個額外接合材料部分(17、37)經安置於各垂直相鄰對之接合墊34之一各自接合墊與第二發光二極體10G之一各自第二發光二極體之間。第二源試樣2可使用上文關於圖5B描述之處理步驟採用一夾箝400對準且夾箝至第一總成。在此等步驟期間亦可使用助焊劑35 (為清楚起見未展示)。
可藉由對隨後待轉移至背板32之第二發光二極體10G之一第一子集內之各額外緩衝層11執行圖5C及圖5D之處理步驟而將額外緩衝層11之一子集轉換成額外富含鎵之材料部分211。
隨後可執行圖5E及圖5F之處理步驟以藉由局部雷射照射至至少一個額外接合材料部分(17、37)之一各自底層集合上而將第二發光二極體10G之第一子集接合至接合墊34之一各自底層接合墊。將各照射對之一二極體側接合材料部分17及一背板側接合材料部分37加熱至一回焊溫度,該對二極體側接合材料部分17及背板側接合材料部分37之接合材料(其等可為焊料)在該回焊溫度下回焊。在終止將雷射光束照射至一配接對之一二極體側接合材料部分17及一背板側接合材料部分37上時,回焊材料重新固化以提供一重新固化接合材料部分47。各重新固化接合材料部分47接合至一接合墊34及一第二發光二極體10G之接觸層級材料層15。
參考圖6C,可將背板32、第一發光二極體10B之第一子集、及第二發光二極體10G之第一子集之一第三總成與第二基板8B及第二發光二極體10G之藉由在額外富含鎵之材料部分211處分開其等而未接合至背板32之一第二子集之一第四總成分開(即,分離)。一富含鎵之材料部分311 (諸如一重新固化富含鎵層)可定位於一第二發光二極體10G之一第一導電類型半導體層12之一表面上。
參考圖7,可提供一第三源試樣,其包含定位於一第三基板上的第三發光二極體10R。第三發光二極體10R之各者可包括在與第三基板之一介面處的一各自額外緩衝層。第三發光二極體10R可經配置成包含空位的一圖案,該等空位包含第三總成中之第一發光二極體10B之第一子集及第二發光二極體10G之第一子集之一鏡像圖案。在一項實施例中,第三發光二極體10R可發射不同於第一峰值波長且不同於第二峰值波長之一第三峰值波長之光。
可執行圖5B至圖5G之處理步驟以將第三發光二極體10R之一第一子集轉移至背板32。背板32可包含一像素陣列以提供一直視顯示裝置。各像素可包含LED (10B、10G、10R)之一或多者。在一項實施例中,背板32可為用於一直視顯示裝置之一顯示框,且直視顯示裝置之各像素可包含經組態以發射在從620 nm至750 nm之一範圍中之一峰值波長之光的至少一個發射紅光二極體(諸如一第三發光二極體10R)、經組態以發射在從495 nm至570 nm之一範圍中之一峰值波長之光的至少一個發射綠光二極體(諸如一第二發光二極體10G)、及經組態以發射在從450 nm至495 nm之一範圍中之一峰值波長之光的至少一個發射藍光二極體(諸如一第一發光二極體10B)。
參考圖8A,可藉由用平坦(即,平面)表面替換背板32、接合墊34及背板側接合材料部分37之組合而從圖5B之第一例示性結構導出一第二例示性結構。平坦表面可包括一虛設基板932之一平坦表面或一支撐件(諸如一載物台、卡盤或夾箝)之一平坦表面。因此,在用一夾箝400將第一供應試樣1夾箝至平坦表面(諸如虛設基板之一平面表面)之前,一二極體側接合材料部分17可形成於第一發光二極體10B之各者上。
在一闡釋性實例中,虛設基板932及第一源試樣1可彼此輕輕壓抵,使得二極體側接合材料部分17未變形。在一闡釋性實例中,若在第一源試樣1中提供100,000個二極體側接合材料部分17,則藉由夾箝400施加之壓縮力之量值可在從100 N至200 N的範圍中。
參考圖8B,在二極體側接合材料部分17經安置於虛設基板932之平面表面上時,執行一第一雷射照射程序。用一雷射光束(其在本文中被稱為一分離雷射光束LD)照射一待分離第一發光二極體10B之各緩衝層11。隨後分離之全部第一發光二極體10B之集合在本文中被稱為第一發光二極體10B之一第一子集。可用分離雷射光束LD循序地逐個照射各緩衝層11。分離雷射光束LD之橫向尺寸(諸如一直徑)可大約與一第一發光二極體10B之橫向尺寸相同。因此,可個別地照射各緩衝層11而不導致相鄰緩衝層11之顯著組合物變化。
分離雷射光束LD可具有一紫外波長或一可見光範圍中之一波長,且可被緩衝層11之一III至V族化合物半導體材料吸收。據信將分離雷射光束LD照射至一緩衝層11上使氮原子蒸發而不使鎵原子蒸發或使鎵原子蒸發最少,且因此,減小一剩餘材料中之氮之原子百分比。在一項實施例中,可將第一發光二極體10B之第一子集內之緩衝層之照射子集轉換成富含鎵之液滴111。富含鎵之液滴111可包含大於55%之一原子濃度之鎵,如上文描述。此外,據信雷射照射之熱衝擊將二極體側接合材料部分17抵靠虛設基板932之相對較硬、平面表面精壓(例如,壓平)。
參考圖8C,在二極體側接合材料部分17經安置於虛設基板932之平面表面上時對第一發光二極體10B之第一子集執行一第二雷射照射程序。第二雷射光束在本文中被稱為一附接雷射光束LA。在不希望受一特定理論束縛之情況下,據信附接雷射光束LA導致富含鎵之液滴111及/或富含鎵之材料部分211 (若富含鎵之液滴111在用分離雷射光束LD照射之後固化)回焊且變得更具黏性以形成將經照射第一發光二極體10B弱附接(即,部分連接)至第一基板8A之一富含鎵之黏著部分411。附接雷射光束LA可具有與分離雷射光束LD相同之參數(即,波長及功率)。富含鎵之黏著部分411可具有大於富含鎵之材料部分211之一黏著強度。
在一項實施例中,富含鎵之黏著部分411可包含大於55% (包含大於90%,諸如60%至100%)之一原子濃度之鎵原子。富含鎵之黏著部分411可具有在從5 nm至100 nm (諸如從10 nm至50 nm)之一範圍中之一平均厚度,但亦可採用更小及更大厚度。各富含鎵之黏著部分411可包括一連續材料層,或可包括球形材料部分之一群集。定位於未用雷射光束LD及LA照射之第一發光二極體10B之第二子集內之緩衝層11之子集保留作為緩衝層11。
參考圖8D,藉由鬆開夾箝400且從夾箝400移除第一基板8A及全部第一發光二極體10B之總成而將第一源試樣1與虛設基板932分離。相較於藉由緩衝層11在第一基板8A與第二子集之一各自底層第一發光二極體10B之間提供之黏著,富含鎵之黏著部分411在第一基板8A與第一子集之一各自底層第一發光二極體10B之間提供較小黏著(即,較低黏著量值)。然而,藉由富含鎵之黏著部分411提供之黏著強度足以在轉移第一源試樣1期間將第一子集之底層第一發光二極體10B黏附至第一基板8A。可儲存第一源試樣1以供未來使用(例如,用於未來將第一子集之第一發光二極體10B附接至一背板)。在一替代實施例中,用雷射光束LD及LA照射第一基板8A上之全部第一發光二極體10B,且將全部緩衝層11轉換為富含鎵之黏著部分411。在此替代實施例中,不存在第一發光二極體10B之第二集合,且可將第一源試樣1之全部第一發光二極體10B轉移至相同背板32。
參考圖8E,將第一源試樣1安置至其上具有接合墊34及背板側接合材料部分37之一背板32上。可在接合材料部分(17、37)周圍施用選用助焊劑35。第一源試樣1及背板32可對準,使得一配接對之一二極體側接合材料部分17及一背板側接合材料部分37定位於各相向對之一第一發光二極體10B與一接合墊34之間。可採用一夾箝400將第一源試樣1及背板32之總成固持於適當位置。
通常,第一發光二極體10B可經安置於背板32上之接合墊34之陣列上方,使得至少一個接合材料部分(17、37)經安置於各垂直相鄰對之接合墊34之一各自接合墊與第一發光二極體10B之一各自第一發光二極體之間。如在第一實施例中,可藉由在將第一發光二極體10B安置於接合墊34之陣列上方之後將二極體側接合材料部分17壓抵背板側接合材料部分37之一各自背板側接合材料部分而壓印(例如,精壓)背板側接合材料部分37。在一闡釋性實例中,若背板32與第一源試樣1之間存在100,000對之一二極體側接合材料部分17及一背板側接合材料部分37,則藉由夾箝400施加之壓縮力之量值可在從500 N至1,000 N的範圍中。在一項實施例中,至少一個接合材料部分(17、37)之各者可包括二極體側接合材料部分17之一各自二極體側接合材料部分及背板側接合材料部分37之一各自背板側接合材料部分之一堆疊。
參考圖8F,可執行一第三雷射照射程序,其係一局部雷射照射程序,其誘發各配接對之一二極體側接合材料部分17及下伏於待轉移至背板32之第一發光二極體10B之第一子集之一背板側接合材料部分37之回焊。局部雷射照射程序誘發將第一發光二極體10B之第一子集接合至背板32,且在本文中被稱為一接合雷射照射程序。在接合雷射照射程序期間採用之雷射光束LB具有小於第一發光二極體10B中之III至V族化合物半導體材料之帶隙之一光子能量,且因此穿過第一發光二極體10B。舉例而言,在接合雷射照射程序期間採用之雷射光束LB可為一紅外雷射光束,諸如具有9.4微米或10.6微米之一波長之二氧化碳雷射光束。
雷射光束LB可循序照射各配接對之一二極體側接合材料部分17及下伏於第一子集之第一發光二極體10B之一背板側接合材料部分37。將各經照射對之一二極體側接合材料部分17及一背板側接合材料部分37加熱至一回焊溫度,該對之二極體側接合材料部分17及背板側接合材料部分37之接合材料(其等可為焊料)在該回焊溫度下回焊。在終止將雷射光束照射至一配接對之一二極體側接合材料部分17及一背板側接合材料部分37上時,回焊材料重新固化以提供一重新固化接合材料部分47。各重新固化接合材料部分47接合至一接合墊34及第一子集之一第一發光二極體10B之接觸層級材料層15。
通常,第一發光二極體10B之第一子集可藉由局部雷射照射至至少一個接合材料部分(17、37)之一各自底層集合上而接合至接合墊34之一各自底層接合墊,該至少一個接合材料部分(17、37)之該各自底層集合經回焊且重新固化以形成一重新固化接合材料部分47。在一項實施例中,各配接對之二極體側接合材料部分17及背板側接合材料部分37可在局部雷射照射期間在第二壓力下壓抵彼此。第一發光二極體10B之第一子集內之各第一發光二極體10B可接合至背板32,且第一發光二極體10B之第二子集內之各第一發光二極體10B可保留未與背板32接合。第一源試樣1及背板32可在局部雷射照射期間藉由透過第一發光二極體10B之陣列且透過接合材料部分(17、37、47)壓抵彼此而固持於適當位置。
參考圖8G,可藉由在富含鎵之接合部分411之熔化溫度以上對背板32及第一發光二極體10B之第一子集之一第一總成進行退火而將該第一總成與第一基板8A及第一發光二極體10B之第二子集之一第二總成分離。舉例而言,若富含鎵之接合部分411包括純鎵,則溫度升高至至少攝氏30度(諸如攝氏35至50度)以使富含鎵之接合部分411熔化成為富含鎵之液滴。此在施加或未施加一機械力之情況下將背板32及第一發光二極體10B之第一子集之一第一總成與第一基板8A及第一發光二極體10B之第二子集之一第二總成分開。舉例而言,可將第二總成拉離第一總成。由富含鎵之液滴提供之黏著係弱的,可由小於100 N之一力誘發分開。
視需要,一富含鎵之材料部分311 (其可包括富含鎵之黏著部分411之一殘餘物)可定位於一第一導電類型半導體層12之一表面上。富含鎵之材料部分311包含大於55%之一原子濃度(其可大於95%,諸如96%至100%)之鎵。在一項實施例中,富含鎵之材料部分311可基本上由鎵組成,且可具有在從5 nm至100 nm (諸如從10 nm至50 nm)之一範圍中之一厚度。
若期望一單色LED裝置,則製程在圖8G中展示之步驟結束。替代地,可重複圖8A至圖8G中展示之步驟以將不同色彩LED接合至背板32以形成一多色顯示器。
參考圖9A,可提供一第二源試樣2,其包含定位於一第二基板8B上的第二發光二極體10G。第二發光二極體10G之各者可包括在與第二基板8B之一介面處的一各自額外緩衝層11。第二發光二極體10G可經配置成包含空位的一圖案,該等空位包含第一總成中之第一發光二極體10B之第一子集之一鏡像圖案。在一項實施例中,第二發光二極體10G可發射不同於第一峰值波長之一第二峰值波長之光。
可採用第二源試樣2而非第一源試樣1來執行圖8A至圖8D之處理步驟以執行部分雷射剝離且將二極體側接合材料部分17精壓於第二源試樣2中之第二發光二極體10G上。
參考圖9B,第二源試樣2及第一總成可彼此對準,使得背板32上之各第一發光二極體10B下伏於第二源試樣中之空位之一各自空位。接著,可執行圖8E至圖8G之處理步驟以將額外緩衝層11之一子集轉換成額外富含鎵之黏著部分411,藉由局部雷射照射至至少一個額外接合材料部分(17、37)之一各自底層集合上而將第二發光二極體10G之一第一子集接合至接合墊34之一各自底層接合墊,且將背板32、第一發光二極體10B之第一子集、及第二發光二極體10G之第一子集之一第三總成與第二基板8B及未轉移至背板32之第二發光二極體10G之一第二子集之一第四總成分離。
參考圖10,可提供一第三源試樣,其包含定位於一第三基板上的第三發光二極體10R。第三發光二極體10R之各者可包括在與第三基板之一介面處的一各自額外緩衝層。在一項實施例中,第三發光二極體10R可發射不同於第一峰值波長且不同於第二峰值波長之一第三峰值波長之光。
可執行圖8A至圖8G之處理步驟以將第三發光二極體10R之一第一子集轉移至背板32。第三發光二極體10R可經配置成包含空位的一圖案,該等空位包含第三總成中之第一發光二極體10B之第一子集及第二發光二極體10G之第一子集之一鏡像圖案。背板32可包含一像素陣列以提供如上文關於第一實施例描述之一直視顯示裝置。
參考全部圖式且根據本發明之各項實施例,提供一發光二極體總成,該發光二極體總成包括含有接合墊34之一背板32,及透過一各自接合材料部分47附接至接合墊34之一第一子集的第一發光二極體10B。第一發光二極體10B之各者包括一第一導電類型半導體層12、及定位於第一導電類型半導體層12之一表面上且包含大於55%之一原子濃度之鎵的一富含鎵之材料部分311。
在一項實施例中,富含鎵之材料部分311之各者包含大於55% (諸如大於90%)之一原子濃度之鎵原子。在一項實施例中,富含鎵之材料部分311無氮或包含小於5%之一原子濃度之氮原子。在一項實施例中,第一導電類型半導體層12包括一結晶氮化鎵層。
在一項實施例中,總成亦可包含透過一各自接合材料部分47附接至背板32上之接合墊34之一第二子集的第二發光二極體10G。第二發光二極體10G之各者經組態以發射不同於第一發光二極體10B之各者之一峰值波長之光。第二發光二極體10G之各者包括另一第一導電類型半導體層12及定位於第一導電類型半導體層之一表面上且包含大於55%之一原子濃度之鎵的另一富含鎵之材料部分311。
本發明之各項實施例提供包含一部分晶粒分離方法之一部分雷射剝離程序,其中將含鎵及氮之緩衝層11轉換成具有一低熔點之富含鎵之材料部分311。在接合待從一源試樣轉移至背板32之發光二極體(10B、10G、10R)之一子集內之各配接對之一接合墊34及接觸層級材料層之前採用局部雷射照射。因此,可減少或避免從分離雷射照射至背板32之機械衝擊。可在未施加機械力之情況下或在施加一低量值機械力(其不損壞背板32)之情況下藉由將背板32及發光二極體之一附接子集之一經接合總成加熱至高於第一實施例之一富含鎵之材料部分211或第二實施例之富含鎵之材料黏著部分411之熔化溫度之一相對較低溫度而執行一源試樣之剩餘部分與該經接合總成之分離。
儘管前述內容指代特定較佳實施例,然將瞭解,本發明不限於此。一般技術者將想到,可對所揭示實施例進行各種修改且此等修改意欲在本發明之範疇內。在本發明中繪示採用一特定結構及/或組態之一實施例之情況下,應瞭解,假若對於一般技術者而言,此等置換未被明確禁止或以其他方式已知為不可能,則可運用功能上等效之任何其他相容結構及/或組態來實踐本發明。
1:第一源試樣
2:第二源試樣
8A:第一基板
8B:第二基板
10:發光二極體
10B:第一發光二極體
10G:第二發光二極體
10R:第三發光二極體
10S:感測器
11:緩衝層
12:第一導電類型半導體層
13:主動層
14:第二導電類型半導體層
15:接觸層級材料層
16:介電基質層
17:二極體側接合材料部分
19:凹槽
32:背板
34:接合墊
35:助焊劑
37:背板側接合材料部分
47:重新固化接合材料部分
111:富含鎵之液滴
211:富含鎵之材料部分
300:邊緣排除區
311:富含鎵之材料部分
325:金屬互連層
400:夾箝
400A:調整單元
400F:框架
400L:下板
400U:上板
411:富含鎵之黏著部分
932:虛設基板
BP1:第一背板
BP2:第二背板
BP3:背板
BP4:背板
LA:附接雷射光束
LB:雷射光束
LD:分離雷射光束
Px1:主方向間距
Py1:副方向間距
圖1示意性地繪示根據本發明之一實施例之包含發光裝置之晶粒之一基板。
圖2繪示用於將四個不同類型之裝置從四個轉移基板轉移至四個背板之一例示性轉移圖案及一例示性轉移序列。
圖3A至圖3E係用於根據圖2中繪示之例示性轉移圖案轉移發光裝置之一示意性序列。
圖4係根據本發明之一實施例之包含定位於一源基板上之發光二極體之一源試樣之一垂直橫截面視圖。
圖5A係根據本發明之一第一實施例之包含一背板及含有定位於一第一基板上之第一發光二極體之一第一源試樣之一第一例示性結構之一垂直橫截面視圖。
圖5B係根據本發明之第一實施例之在對準且夾箝背板及第一源試樣之後之第一例示性結構之一垂直橫截面視圖。
圖5C係根據本發明之第一實施例之在一分離雷射照射之後之第一例示性結構之一垂直橫截面視圖。
圖5D係根據本發明之第一實施例之在一冷卻步驟之後之第一例示性結構之一垂直橫截面視圖。
圖5E係根據本發明之第一實施例之在將背板及第一源試樣壓抵彼此之後之第一例示性結構之一垂直橫截面視圖。
圖5F係根據本發明之第一實施例之在一接合雷射照射之後之第一例示性結構之一垂直橫截面視圖。
圖5G係根據本發明之第一實施例之在將背板及第一發光二極體之一第一子集之一第一總成與第一基板及第一發光二極體之一第二子集之一第二總成分離之後之第一例示性結構之一垂直橫截面視圖。
圖6A係根據本發明之第一實施例之在將含有定位於一第二基板上之第二發光二極體之一第二源試樣對準至第一總成之後之第一例示性結構之一垂直橫截面視圖。
圖6B係根據本發明之第一實施例之在將第二源試樣對準且夾箝至第一總成之後之第一例示性結構之一垂直橫截面視圖。
圖6C係根據本發明之第一實施例之在將背板、第一發光二極體之一第一子集、及第二發光二極體之一第一子集之一第三總成與第二基板及第二發光二極體之一第二子集之一第四總成分離之後之第一例示性結構之一垂直橫截面視圖。
圖7係根據本發明之第一實施例之在將第三發光二極體轉移至背板之後之第一例示性結構之一垂直橫截面視圖。
圖8A係根據本發明之一第二實施例之在將第一發光二極體上之二極體側接合材料部分壓印於一虛設基板上之後之一第二例示性結構之一垂直橫截面視圖。
圖8B及圖8C係根據本發明之第二實施例之在循序分離及部分黏著雷射照射步驟之後之第二例示性結構之垂直橫截面視圖。
圖8D係根據本發明之第二實施例之在將第一源試樣與虛設基板分離之後之第二例示性結構之一垂直橫截面視圖。
圖8E係根據本發明之第二實施例之在對準且夾箝背板及第一源試樣之後之第二例示性結構之一垂直橫截面視圖。
圖8F係根據本發明之第二實施例之在一接合雷射照射之後之第二例示性結構之一垂直橫截面視圖。
圖8G係根據本發明之第二實施例之在將背板及第一發光二極體之一第一子集之一第一總成與第一基板及第一發光二極體之一第二子集之一第二總成分離之後之第二例示性結構之一垂直橫截面視圖。
圖9A係根據本發明之第二實施例之在將含有定位於一第二基板上之第二發光二極體之一第二源試樣對準至第一總成之後之第二例示性結構之一垂直橫截面視圖。
圖9B係根據本發明之第二實施例之在將背板、第一發光二極體之一第一子集、及第二發光二極體之一第一子集之一第三總成與第二基板及第二發光二極體之一第二子集之一第四總成分離之後之第二例示性結構之一垂直橫截面視圖。
圖10係根據本發明之第二實施例之在將第三發光二極體轉移至背板之後之第二例示性結構之一垂直橫截面視圖。
8A:第一基板
10B:第一發光二極體
11:緩衝層
12:第一導電類型半導體層
13:主動層
14:第二導電類型半導體層
15:接觸層級材料層
16:介電基質層
17:二極體側接合材料部分
19:凹槽
32:背板
34:接合墊
35:助焊劑
37:背板側接合材料部分
47:重新固化接合材料部分
211:富含鎵之材料部分
325:金屬互連層
400:夾箝
400A:調整單元
400F:框架
400L:下板
400U:上板
LB:雷射光束
Claims (20)
- 一種轉移方法,其包括: 在一第一基板上提供一第一發光二極體; 執行該第一發光二極體從該第一基板之一部分雷射剝離; 在執行該部分雷射剝離之後將該第一發光二極體雷射接合至背板;及 在該雷射接合之後將該第一基板與該第一發光二極體分開。
- 如請求項1之方法,其中執行該第一發光二極體從該基板之該部分雷射剝離包括用一分離雷射光束穿過該第一基板照射該第一發光二極體。
- 如請求項2之方法,其中: 該第一發光二極體含有在該第一基板與一第一導電類型之一結晶半導體層之間之包括鎵及氮之一非晶緩衝層;且 用該分離雷射光束照射該第一發光二極體將該非晶緩衝層轉換成液體富含鎵之液滴。
- 如請求項3之方法,其中: 該等液體富含鎵之液滴固化成包括至少55原子百分比鎵之富含鎵之材料部分,其等將該第一發光二極體連接至該第一基板;且 將該第一基板與該第一發光二極體分開包括將該發光二極體加熱至高於該富含鎵之材料部分之一熔化溫度。
- 如請求項1之方法,其進一步包括: 提供包含該第一發光二極體及定位於該第一基板上方之額外第一發光二極體之一第一源試樣,其中該等第一發光二極體之各者包括在與該第一基板之一介面處之包括鎵及氮之一各自緩衝層; 提供包含一接合墊陣列之該背板; 將該等第一發光二極體安置於該接合墊陣列上方,使得至少一個接合材料部分經安置於各垂直相鄰對之該等接合墊之一各自接合墊與該等第一發光二極體之一各自第一發光二極體之間; 藉由該部分雷射剝離將該等第一發光二極體之一第一子集之該等緩衝層之一子集轉換成包含大於55%之一原子濃度之鎵原子之富含鎵之材料部分; 藉由局部雷射照射至至少一個接合材料部分之一各自底層集合上而將該等第一發光二極體之該第一子集雷射接合至該等接合墊之一各自底層接合墊;及 藉由熔化該等富含鎵之材料部分而將該背板及該等第一發光二極體之該第一子集之一第一總成與該第一基板及該等第一發光二極體之一第二子集之一第二總成分開。
- 如請求項5之方法,其中該等富含鎵之材料部分之各者包含大於90%之一原子濃度之鎵原子。
- 如請求項6之方法,其中: 該等第一發光二極體之各者包括藉由該各自緩衝層與該第一基板隔開之包括鎵及氮之一第一導電類型半導體層;且 該等緩衝層之各者基本上由氮化鎵組成。
- 如請求項5之方法,其進一步包括在該部分雷射剝離期間將該第一源試樣按壓至該背板。
- 如請求項8之方法,其進一步包括: 在該等第一發光二極體之各者上形成一二極體側接合材料部分;及 在該等接合墊之各者上形成一背板側接合材料部分;及 在該部分雷射剝離之前用一第一力將各配接對之一各自二極體側接合材料部分及一各自背板側接合材料部分壓抵彼此。
- 如請求項9之方法,其進一步包括在該雷射接合之前藉由用大於該第一力之一第二力將各配接對之一各自二極體側接合材料部分及一各自背板側接合材料部分壓抵彼此而精壓該等二極體側接合材料部分及該等背板側接合材料部分。
- 如請求項5之方法,其進一步包括: 提供包含定位於一第二基板上方之第二發光二極體之一第二源試樣,其中該等第二發光二極體之各者包括在與該第二基板之一介面處的一各自額外緩衝層,且該等第二發光二極體經配置成包含空位之一圖案,該等空位包含該第一總成中之該等第一發光二極體之該第一子集之一鏡像圖案; 將該等第二發光二極體安置於該第一總成上方,使得至少一個額外接合材料部分經安置於各垂直相鄰對之該等接合墊之一各自接合墊與該等第二發光二極體之一各自第二發光二極體之間; 藉由另一部分雷射剝離將該等額外緩衝層之一子集轉換成包含大於55%之一原子濃度之鎵原子之額外富含鎵之材料部分; 藉由局部雷射照射至至少一個額外接合材料部分之一各自底層集合上而將該等第二發光二極體之一第一子集雷射接合至該等接合墊之一各自底層接合墊;及 藉由熔化該等額外富含鎵之材料部分而將該背板、該等第一發光二極體之該第一子集及該等第二發光二極體之該第一子集之一第三總成與該第二基板及該等第一發光二極體之一第二子集之一第四總成分開。
- 如請求項1之方法,其進一步包括: 提供包含該第一發光二極體及定位於該第一基板上方之額外第一發光二極體之一第一源試樣,其中該等第一發光二極體之各者包括在與該第一基板之一介面處之包括鎵及氮之一各自緩衝層; 將該等第一發光二極體壓抵一平坦表面; 藉由一第一雷射照射將該等第一發光二極體之一第一子集內之該等緩衝層之一第一子集轉換成富含鎵之液滴; 將該等富含鎵之液滴固化成包含大於55%之一原子濃度之鎵原子之富含鎵之材料部分; 藉由一第二雷射照射將該等富含鎵之材料部分轉換成具有高於該等富含鎵之材料部分之一黏著強度之富含鎵之黏著部分; 從該平坦表面移除該等第一發光二極體; 提供包含一接合墊陣列之一背板; 將該等第一發光二極體安置於該接合墊陣列上方,使得至少一個接合材料部分經安置於各垂直相鄰對之該等接合墊之一各自接合墊與該等第一發光二極體之一各自第一發光二極體之間; 藉由局部雷射照射至至少一個接合材料部分之一各自底層集合上而將該等第一發光二極體之該第一子集雷射接合至該等接合墊之一各自底層接合墊;及 藉由熔化該等富含鎵之黏著部分而將該背板及該等第一發光二極體之該第一子集之一第一總成與該第一基板及該等第一發光二極體之一第二子集之一第二總成分開。
- 如請求項12之方法,其中該等第一發光二極體之該第二子集在與該第一總成分離之後藉由該等緩衝層之一第二子集附接至該第二總成中之該第一基板。
- 如請求項12之方法,其進一步包括在該等第一發光二極體之各者上形成一二極體側接合材料部分。
- 如請求項14之方法,其中該等二極體側接合材料部分在第一雷射照射之步驟期間壓抵該平坦表面,且該第一雷射照射精壓該等二極體側接合材料部分。
- 如請求項12之方法,其中: 該等第一發光二極體之各者包括藉由該各自緩衝層與該第一基板隔開之包括鎵及氮之一第一導電類型半導體層;且 該等緩衝層之各者基本上由氮化鎵組成。
- 一種發光二極體總成,其包括: 一背板,其含有接合墊;及 第一發光二極體,其等透過一各自接合材料部分附接至該等接合墊之一第一子集, 其中該等第一發光二極體之各者包括: 一第一導電類型半導體層;及 一富含鎵之材料部分,其定位於該第一導電類型半導體層之一表面上且包含大於55%之一原子濃度之鎵。
- 如請求項17之發光二極體總成,其中該等富含鎵之材料部分之各者包含大於90%之一原子濃度之鎵原子,且該等富含鎵之材料部分無氮或包含小於5%之一原子濃度之氮原子。
- 如請求項17之發光二極體總成,其中該第一導電類型半導體層包括一結晶氮化鎵層。
- 如請求項17之發光二極體總成,其進一步包括透過一各自接合材料部分附接至該背板上之該等接合墊之一第二子集的第二發光二極體, 其中該等第二發光二極體之各者經組態以發射不同於該等第一發光二極體之各者之一峰值波長之光;且 其中該等第二發光二極體之各者包括: 另一第一導電類型半導體層;及 另一富含鎵之材料部分,其定位於該第一導電類型半導體層之一表面上且包含大於55%之一原子濃度之鎵。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962946557P | 2019-12-11 | 2019-12-11 | |
US62/946,557 | 2019-12-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202137481A true TW202137481A (zh) | 2021-10-01 |
Family
ID=76317173
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109143362A TW202137481A (zh) | 2019-12-11 | 2020-12-09 | 在晶粒轉移期間的部分雷射剝離程序及由其形成之結構 |
Country Status (4)
Country | Link |
---|---|
US (1) | US11605754B2 (zh) |
JP (1) | JP2023509343A (zh) |
TW (1) | TW202137481A (zh) |
WO (1) | WO2021119060A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI816478B (zh) * | 2022-04-01 | 2023-09-21 | 友達光電股份有限公司 | 顯示裝置及其製造方法 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114446805A (zh) * | 2020-11-04 | 2022-05-06 | 中强光电股份有限公司 | 电子元件的接合方法 |
WO2023163944A1 (en) * | 2022-02-22 | 2023-08-31 | Nanosys, Inc. | Apparatus and method for transferring light-emitting diodes |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5444798B2 (ja) | 2009-04-10 | 2014-03-19 | ソニー株式会社 | 素子の移載方法 |
US8334152B2 (en) | 2009-12-18 | 2012-12-18 | Cooledge Lighting, Inc. | Method of manufacturing transferable elements incorporating radiation enabled lift off for allowing transfer from host substrate |
KR100999747B1 (ko) * | 2010-02-10 | 2010-12-08 | 엘지이노텍 주식회사 | 발광 소자, 발광 소자 제조방법 및 발광 소자 패키지 |
KR101120139B1 (ko) * | 2010-04-02 | 2012-03-22 | 경희대학교 산학협력단 | 레이저 리프트 오프를 이용한 플렉서블 반도체 소자의 제조 방법 |
KR101540080B1 (ko) * | 2013-12-24 | 2015-07-29 | (재)한국나노기술원 | 레이저 리프트 오프 공정과 이중 전사를 이용한 반도체 소자의 제조방법 |
KR102399346B1 (ko) | 2014-12-19 | 2022-05-18 | 글로 에이비 | 백플레인 상에 발광 다이오드 어레이 제조 방법 |
JP6806774B2 (ja) * | 2015-12-07 | 2021-01-06 | グロ アーベーGlo Ab | 基板間led移送のための、孤立iii族窒化物光アイランド上のレーザリフトオフ |
WO2017142877A1 (en) | 2016-02-16 | 2017-08-24 | Glo Ab | Method of selectively transferring led die to a backplane using height controlled bonding structures |
JP2019511838A (ja) | 2016-04-04 | 2019-04-25 | グロ アーベーGlo Ab | ダイ移送用のバックプレーン通過レーザ照射 |
TWI760282B (zh) | 2017-01-09 | 2022-04-01 | 美商納諾西斯有限公司 | 用於直接視野顯示之具有集成反射器的發光二極體及其製造方式 |
KR102369934B1 (ko) * | 2017-06-23 | 2022-03-03 | 삼성전자주식회사 | 칩 실장장치 및 이를 이용한 칩 실장방법 |
US11362238B2 (en) | 2017-10-06 | 2022-06-14 | Nanosys, Inc. | Light emitting diode containing oxidized metal contacts |
WO2019071160A1 (en) | 2017-10-06 | 2019-04-11 | Glo Ab | LIGHT-EMITTING DIODE CONTAINING OXIDIZED METAL CONTACTS |
WO2019204748A1 (en) | 2018-04-20 | 2019-10-24 | Glo Ab | Subpixel light emitting diodes for direct view display and methods of making the same |
KR102618212B1 (ko) | 2018-12-03 | 2023-12-28 | 나노시스, 인크. | 비활성화된 영역을 포함하는 발광 다이오드 및 이의 제조방법 |
-
2020
- 2020-12-09 WO PCT/US2020/063895 patent/WO2021119060A1/en active Application Filing
- 2020-12-09 JP JP2022535737A patent/JP2023509343A/ja active Pending
- 2020-12-09 TW TW109143362A patent/TW202137481A/zh unknown
- 2020-12-09 US US17/116,065 patent/US11605754B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI816478B (zh) * | 2022-04-01 | 2023-09-21 | 友達光電股份有限公司 | 顯示裝置及其製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2023509343A (ja) | 2023-03-08 |
WO2021119060A1 (en) | 2021-06-17 |
US20210184072A1 (en) | 2021-06-17 |
US11605754B2 (en) | 2023-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10714464B2 (en) | Method of selectively transferring LED die to a backplane using height controlled bonding structures | |
TW202137481A (zh) | 在晶粒轉移期間的部分雷射剝離程序及由其形成之結構 | |
US10693051B2 (en) | Through backplane laser irradiation for die transfer | |
CN111081688B (zh) | 背板上的发光二极管阵列及其制造方法 | |
US10756070B2 (en) | LED module and method for fabricating the same | |
US10181483B2 (en) | Laser assisted transfer welding process | |
JP2019522226A (ja) | 集積バックライトユニット | |
CN112786756B (zh) | 显示装置、发光二极管基板以及显示装置的制造方法 | |
KR102480160B1 (ko) | 평면 접합면들을 갖는 led 백플레인 및 그 제조 방법 | |
US20220415698A1 (en) | Apparatus and method for transferring light-emitting diodes |