TW202115909A - 高電子遷移率電晶體及其製作方法 - Google Patents

高電子遷移率電晶體及其製作方法 Download PDF

Info

Publication number
TW202115909A
TW202115909A TW108135419A TW108135419A TW202115909A TW 202115909 A TW202115909 A TW 202115909A TW 108135419 A TW108135419 A TW 108135419A TW 108135419 A TW108135419 A TW 108135419A TW 202115909 A TW202115909 A TW 202115909A
Authority
TW
Taiwan
Prior art keywords
barrier layer
layer
hard mask
type semiconductor
mobility transistor
Prior art date
Application number
TW108135419A
Other languages
English (en)
Other versions
TWI801671B (zh
Inventor
張峻銘
黃哲弘
廖文榮
侯俊良
葉治東
Original Assignee
聯華電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 聯華電子股份有限公司 filed Critical 聯華電子股份有限公司
Priority to TW108135419A priority Critical patent/TWI801671B/zh
Priority to US16/666,430 priority patent/US11239338B2/en
Publication of TW202115909A publication Critical patent/TW202115909A/zh
Priority to US17/551,149 priority patent/US11735644B2/en
Application granted granted Critical
Publication of TWI801671B publication Critical patent/TWI801671B/zh
Priority to US18/215,787 priority patent/US20230335614A1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H01L29/7787—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT with wide bandgap charge-carrier supplying layer, e.g. direct single heterostructure MODFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1066—Gate region of field-effect devices with PN junction gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Bipolar Transistors (AREA)

Abstract

本發明揭露一種製作高電子遷移率電晶體(high electron mobility transistor, HEMT)的方法，其主要先形成一緩衝層於一基底上，形成一第一阻障層於該緩衝層上，形成一第二阻障層於該第一阻障層上，形成一第一硬遮罩於該第二阻障層上，去除該第一硬遮罩以及該第二阻障層以形成一凹槽，再形成一P型半導體層於該凹槽內。

Description

高電子遷移率電晶體及其製作方法
本發明是關於一種高電子遷移率電晶體及其製作方法。
以氮化鎵基材料(GaN-based materials)為基礎的高電子遷移率電晶體具有於電子、機械以及化學等特性上之眾多優點，例如寬能隙、高崩潰電壓、高電子遷移率、大彈性模數(elastic modulus)、高壓電與壓阻係數(high piezoelectric and piezoresistive coefficients)等與化學鈍性。上述優點使氮化鎵基材料可用於如高亮度發光二極體、功率開關元件、調節器、電池保護器、面板顯示驅動器、通訊元件等應用之元件的製作。
本發明一實施例揭露一種製作高電子遷移率電晶體(high electron mobility transistor, HEMT)的方法，其主要先形成一緩衝層於一基底上，形成一第一阻障層於該緩衝層上，形成一第二阻障層於該第一阻障層上，形成一第一硬遮罩於該第二阻障層上，去除該第一硬遮罩以及該第二阻障層以形成一凹槽，再形成一P型半導體層於該凹槽內。
本發明另一實施例揭露一種高電子遷移率電晶體(high electron mobility transistor, HEMT)，其主要包含一緩衝層設於一基底上；一第一阻障層設於該緩衝層上；一P型半導體層設於該第一阻障層上；一第二阻障層設於該P型半導體層兩側之該第一阻障層上；一閘極電極設於該P型半導體層上；以及一源極電極以及一汲極電極設於該閘極電極兩側之該阻障層上。
請參照第1圖至第5圖，第1圖至第5圖為本發明一實施例製作一高電子遷移率電晶體之方法示意圖。如第1圖所示，首先提供一基底12，例如一由矽、碳化矽或氧化鋁(或可稱藍寶石)所構成的基底，其中基底12可為單層基底、多層基底、梯度基底或上述之組合。依據本發明其他實施例基底12又可包含一矽覆絕緣(silicon-on-insulator, SOI)基底。
然後於基底12表面形成一緩衝層14。在一實施利中，緩衝層14包含III-V族半導體例如氮化鎵，其厚度可藉於0.5微米至10微米之間。在一實施利中，可利用分子束磊晶製程(molecular-beam epitaxy, MBE)、有機金屬氣相沉積(metal organic chemical vapor deposition, MOCVD)製程、化學氣相沉積(chemical vapor deposition, CVD)製程、氫化物氣相磊晶(hydride vapor phase epitaxy, HVPE)製程或上述組合於基底12上形成緩衝層14。
隨後可選擇性形成一金屬氮化層16於緩衝層14表面作為閘極介電層。在一實施例中，金屬氮化層16可包含例如但不侷限於氮化鋁，其中形成金屬氮化層16的方法可包含有機金屬氣相沉積(metal organic chemical vapor deposition, MOCVD)製程、化學氣相沉積(chemical vapor deposition, CVD)製程、氫化物氣相磊晶(hydride vapor phase epitaxy, HVPE)製程或上述組合。
接著依序形成一第一阻障層18與第二阻障層20於金屬氮化層16表面。在本實施例中第一阻障層18與第二阻障層20均較佳包含III-V族半導體例如氮化鋁鎵(Alx Ga1-x N)且兩者均較佳包含由磊晶成長製程所形成之磊晶層。在本實施例中，第一阻障層18與第二阻障層20較佳包含不同厚度，例如第一阻障層18厚度較佳小於第二阻障層20厚度。另外第一阻障層18與第二阻障層20較佳包含不同鋁濃度或更具體而言第一阻障層18之鋁濃度較佳小於第二阻障層20之鋁濃度。舉例來說，若第一阻障層18包含III-V族半導體例如氮化鋁鎵(Alx Ga1-x N)，其中0>x>1，x較佳介於5-15%。第二阻障層20若同樣包含III-V族半導體例如氮化鋁鎵(Alx Ga1-x N)，其中0>x>1，x較佳介於15-50%。
如同上述形成緩衝層14的方式，可利用分子束磊晶製程(molecular-beam epitaxy, MBE)、有機金屬氣相沉積(metal organic chemical vapor deposition, MOCVD)製程、化學氣相沉積(chemical vapor deposition, CVD)製程、氫化物氣相磊晶(hydride vapor phase epitaxy, HVPE)製程或上述組合於金屬氮化層16上形成第一阻障層18及第二阻障層20。
隨後依序形成一第一硬遮罩22以及一第二硬遮罩24於第二阻障層20表面。在本實施例中，第一硬遮罩22與第二硬遮罩24較佳包含不同材料，其中第一硬遮罩22較佳包含氮化矽且其厚度較佳小於5奈米，第二硬遮罩24則較佳包含氧化矽，但均不侷限於此。
如第2圖所示，接著進行一平台隔離(MESA isolation)製程定義出MESA區域26與主動區域，使元件之間可獨立運作而不致受到彼此交互影響。在本實施例中，平台隔離製程可利用一微影暨蝕刻製程圖案化或以蝕刻去除部分第二硬遮罩24、部分第一硬遮罩22、部分第二阻障層20、部分第一阻障層18、部份金屬氮化層16以及部分緩衝層14，其中被圖案化的第二硬遮罩24、第一硬遮罩22、第二阻障層20、第一阻障層18、金屬氮化層16以及緩衝層14較佳具有相同寬度且被圖案化的材料層之間的邊緣較佳相互切齊，而剩餘且未被圖案化的部分緩衝層14則與基底12包含相同寬度。
隨後形成一第三硬遮罩28於第二硬遮罩24上並覆蓋圖案化的第二硬遮罩24側壁、第一硬遮罩22側壁、第二阻障層20側壁、第一阻障層18側壁、金屬氮化層16側壁、緩衝層14側壁以及設於MESA區域26兩側的緩衝層14表面。在本實施例中，第二硬遮罩24與第三硬遮罩28較佳包含相同材料例如兩者均由氧化矽所構成，但不侷限於此。
然後如第3圖所示，進行一微影暨蝕刻製程，例如可利用一圖案化遮罩(圖未示)為遮罩去除部分第三硬遮罩28、部分第二硬遮罩24、部分第一硬遮罩22以及部分第二阻障層20以形成一凹槽30並同時暴露出第一阻障層18表面。需注意的是，本實施例於進行上述微影曁蝕刻製程形成凹槽30時雖較佳不去除任何第一阻障層18或凹槽30正下方的第一阻障層18上表面較佳切齊凹槽30兩側的第一阻障層18上表面，但不侷限於此，依據本發明其他實施例又可於去除部分第二阻障層20後再繼續去除部分第一阻障層18形成凹槽30，使凹槽30正下方的第一阻障層18上表面略低於凹槽30兩側的第一阻障層18上表面，此變化型也屬本發明所涵蓋的範圍。
如第4圖所示，接著形成一形成一P型半導體層32於凹槽30正下方的第一阻障層18上，再去除第三硬遮罩28與第二硬遮罩24暴露出下方的第一硬遮罩22。在一實施利中，P型半導體層32較佳包含P型氮化鎵，且可利用分子束磊晶製程(molecular-beam epitaxy, MBE)、有機金屬氣相沉積(metal organic chemical vapor deposition, MOCVD)製程、化學氣相沉積(chemical vapor deposition, CVD)製程、氫化物氣相磊晶(hydride vapor phase epitaxy, HVPE)製程或上述組合於凹槽30內的第一阻障層18表面形成P型半導體層32且P型半導體層32上表面較佳高於兩側的第一硬遮罩22上表面。
隨後如第5圖所示，先形成一保護層34於第一硬遮罩22、P型半導體層32以及MESA區域26兩側的緩衝層14表面，再形成一閘極電極36於P型半導體層32上以及源極電極38與汲極電極40於閘極電極36兩側。在本實施例中，可先進行一微影暨蝕刻製程去除P型半導體層32正上方的部分保護層34形成凹槽(圖未示)，形成一閘極電極36於凹槽內，去除閘極電極36兩側的部分保護層34及部分第一硬遮罩22形成二凹槽，再分別形成源極電極38與汲極電極40於閘極電極36兩側。
在本實施例中，閘極電極36、源極電極38以及汲極電極40較佳由金屬所構成，其中閘極電極36較佳由蕭特基金屬所構成而源極電極38與汲極電極40較佳由歐姆接觸金屬所構成。依據本發明一實施例，閘極電極36、源極電極38及汲極電極40可各自包含金、銀、鉑、鈦、鋁、鎢、鈀或其組合。在一些實施例中，可利用電鍍製程、濺鍍製程、電阻加熱蒸鍍製程、電子束蒸鍍製程、物理氣相沉積(physical vapor deposition, PVD)製程、化學氣相沉積製程(chemical vapor deposition, CVD)製程、或上述組合於上述凹槽內形成導電材料，然後再利用單次或多次蝕刻將電極材料圖案化以形成閘極電極36、源極電極38以及汲極電極40。至此即完成本發明一實施例之一高電子遷移率電晶體的製作。
請再參照第5圖，第5圖另揭露本發明一實施例之一高電子遷移率電晶體之結構示意圖。如第5圖所示，高電子遷移率電晶體主要包含緩衝層14設於基底12上，P型半導體層32設於緩衝層14上，第一阻障層18設於緩衝層14及P型半導體層32之間，第二阻障層20設於P型半導體層32兩側的第一阻障層18上，閘極電極36設於P型半導體層32上以及源極電極38以及汲極電極40設於閘極電極36兩側的第二阻障層20上，其中P型半導體層32側壁較佳切齊閘極電極36側壁。
在本實施例中，第一阻障層18與第二阻障層20較佳包含不同厚度，例如第一阻障層18厚度較佳小於第二阻障層20厚度。另外第一阻障層18與第二阻障層20較佳包含不同鋁濃度或更具體而言第一阻障層18之鋁濃度較佳小於第二阻障層20之鋁濃度。舉例來說，若第一阻障層18包含III-V族半導體例如氮化鋁鎵(Alx Ga1-x N)，其中0>x>1，x較佳介於5-15%。第二阻障層20若同樣包含III-V族半導體例如氮化鋁鎵(Alx Ga1-x N)，其中0>x>1，x較佳介於15-50%。P型半導體層32則較佳包含P型氮化鎵。
綜上所述，本發明主要先形成多層由例如氮化矽以及/或氧化矽所構成的硬遮罩於AlGaN阻障層表面，去除部分硬遮罩與阻障層形成凹槽，再形成P型半導體層及閘極電極於凹槽內。依據本發明之較佳實施例，覆蓋於AlGaN阻障層表面的硬遮罩可於凹槽形成時用來保護AlGaN阻障層，避免阻障層受到蝕刻劑傷害並改善後續形成保護層後可能產生的應力損害(stress degradation)。 以上所述僅為本發明之較佳實施例，凡依本發明申請專利範圍所做之均等變化與修飾，皆應屬本發明之涵蓋範圍。
12:基底 14:緩衝層 16:金屬氮化層 18:第一阻障層 20:第二阻障層 22:第一硬遮罩 24:第二硬遮罩 26:MESA區域 28:第三硬遮罩 30:凹槽 32:P型半導體層 34:保護層 36:閘極電極 38:源極電極 40:汲極電極
第1圖至第5圖為本發明一實施例製作一高電子遷移率電晶體之方法示意圖。
12:基底
14:緩衝層
16:金屬氮化層
18:第一阻障層
20:第二阻障層
22:第一硬遮罩
26:MESA區域
32:P型半導體層
34:保護層
36:閘極電極
38:源極電極
40:汲極電極

Claims (20)

  1. 一種製作高電子遷移率電晶體(high electron mobility transistor, HEMT)的方法，其特徵在於，包含： 形成一緩衝層於一基底上； 形成一第一阻障層於該緩衝層上； 形成一第二阻障層於該第一阻障層上； 形成一第一硬遮罩於該第二阻障層上； 去除該第一硬遮罩以及該第二阻障層以形成一凹槽；以及 形成一P型半導體層於該凹槽內。
  2. 如申請專利範圍第1項所述之方法，另包含： 形成一第二硬遮罩於該第一硬遮罩上； 圖案化該第二硬遮罩、該第一硬遮罩、該第二阻障層、該第一阻障層以及該緩衝層； 形成一第三硬遮罩於該第二硬遮罩上； 去除該第三硬遮罩、該第二硬遮罩、該第一硬遮罩以及該第二阻障層以形成該凹槽； 形成該P型半導體層於該凹槽內； 去除該第三硬遮罩以及該第二硬遮罩； 形成一保護層於該第一硬遮罩上； 形成一閘極電極於該P型半導體層上；以及 形成一源極電極以及一汲極電極於該閘極電極兩側。
  3. 如申請專利範圍第2項所述之方法，其中該第二硬遮罩以及該第三硬遮罩包含相同材料。
  4. 如申請專利範圍第1項所述之方法，其中該第一硬遮罩以及該第二硬遮罩包含不同材料。
  5. 如申請專利範圍第1項所述之方法，其中該第一阻障層以及該第二阻障層包含氮化鋁鎵(Alx Ga1-x N)。
  6. 如申請專利範圍第5項所述之方法，其中該第一阻障層以及該第二阻障層包含不同鋁濃度。
  7. 如申請專利範圍第5項所述之方法，其中該第一阻障層之鋁濃度小於該第二阻障層之鋁濃度。
  8. 如申請專利範圍第1項所述之方法，其中該第一阻障層厚度小於該第二阻障層厚度。
  9. 如申請專利範圍第1項所述之方法，另包含於形成該第一阻障層之前形成一金屬氮化層於該緩衝層上。
  10. 如申請專利範圍第1項所述之方法，其中該P型半導體層包含P型氮化鎵。
  11. 一種高電子遷移率電晶體(high electron mobility transistor, HEMT)，其特徵在於，包含： 一緩衝層設於一基底上； 一第一阻障層設於該緩衝層上； 一P型半導體層設於該第一阻障層上； 一第二阻障層設於該P型半導體層兩側之該第一阻障層上； 一閘極電極設於該P型半導體層上；以及 一源極電極以及一汲極電極設於該閘極電極兩側之該第二阻障層上。
  12. 如申請專利範圍第11項所述之高電子遷移率電晶體，另包含一硬遮罩設於該第二阻障層以及該P型半導體層上。
  13. 如申請專利範圍第12項所述之高電子遷移率電晶體，其中該硬遮罩上表面低於該P型半導體層上表面。
  14. 如申請專利範圍第12項所述之高電子遷移率電晶體，另包含一保護層設於該硬遮罩上、該第二阻障層側壁、該第一阻障層側壁以及該緩衝層側壁。
  15. 如申請專利範圍第11項所述之高電子遷移率電晶體，其中該第一阻障層以及該第二阻障層包含氮化鋁鎵(Alx Ga1-x N)。
  16. 如申請專利範圍第15項所述之高電子遷移率電晶體，其中該第一阻障層以及該第二阻障層包含不同鋁濃度。
  17. 如申請專利範圍第15項所述之高電子遷移率電晶體，其中該第一阻障層之鋁濃度小於該第二阻障層之鋁濃度。
  18. 如申請專利範圍第11項所述之高電子遷移率電晶體，其中該第一阻障層厚度小於該第二阻障層厚度。
  19. 如申請專利範圍第11項所述之高電子遷移率電晶體，另包含一金屬氮化層設於該緩衝層及該第一阻障層之間。
  20. 如申請專利範圍第11項所述之高電子遷移率電晶體，其中該P型半導體層包含P型氮化鎵。
TW108135419A 2019-10-01 2019-10-01 高電子遷移率電晶體及其製作方法 TWI801671B (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
TW108135419A TWI801671B (zh) 2019-10-01 2019-10-01 高電子遷移率電晶體及其製作方法
US16/666,430 US11239338B2 (en) 2019-10-01 2019-10-29 High electron mobility transistor and method for fabricating the same
US17/551,149 US11735644B2 (en) 2019-10-01 2021-12-14 High electron mobility transistor and method for fabricating the same
US18/215,787 US20230335614A1 (en) 2019-10-01 2023-06-28 High electron mobility transistor and method for fabricating the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW108135419A TWI801671B (zh) 2019-10-01 2019-10-01 高電子遷移率電晶體及其製作方法

Publications (2)

Publication Number Publication Date
TW202115909A true TW202115909A (zh) 2021-04-16
TWI801671B TWI801671B (zh) 2023-05-11

Family

ID=75162210

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108135419A TWI801671B (zh) 2019-10-01 2019-10-01 高電子遷移率電晶體及其製作方法

Country Status (2)

Country Link
US (3) US11239338B2 (zh)
TW (1) TWI801671B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI801671B (zh) * 2019-10-01 2023-05-11 聯華電子股份有限公司 高電子遷移率電晶體及其製作方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2003266701A1 (en) * 2002-10-09 2004-05-04 Matsushita Electric Industrial Co., Ltd. Plasma oscillation switching device
US7859021B2 (en) * 2007-08-29 2010-12-28 Sanken Electric Co., Ltd. Field-effect semiconductor device
US20090072269A1 (en) * 2007-09-17 2009-03-19 Chang Soo Suh Gallium nitride diodes and integrated components
JP5487615B2 (ja) * 2008-12-24 2014-05-07 サンケン電気株式会社 電界効果半導体装置及びその製造方法
KR102065115B1 (ko) * 2010-11-05 2020-01-13 삼성전자주식회사 Ｅ-모드를 갖는 고 전자 이동도 트랜지스터 및 그 제조방법
US9379191B2 (en) 2011-12-28 2016-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. High electron mobility transistor including an isolation region
KR101903509B1 (ko) * 2012-07-11 2018-10-05 한국전자통신연구원 전계효과형 화합물반도체소자의 제조방법
JP6017248B2 (ja) * 2012-09-28 2016-10-26 トランスフォーム・ジャパン株式会社 半導体装置の製造方法及び半導体装置
US9608085B2 (en) * 2012-10-01 2017-03-28 Cree, Inc. Predisposed high electron mobility transistor
US10056478B2 (en) * 2015-11-06 2018-08-21 Taiwan Semiconductor Manufacturing Company Ltd. High-electron-mobility transistor and manufacturing method thereof
TWI801671B (zh) * 2019-10-01 2023-05-11 聯華電子股份有限公司 高電子遷移率電晶體及其製作方法

Also Published As

Publication number Publication date
US20210098601A1 (en) 2021-04-01
US11735644B2 (en) 2023-08-22
US20230335614A1 (en) 2023-10-19
US11239338B2 (en) 2022-02-01
US20220109058A1 (en) 2022-04-07
TWI801671B (zh) 2023-05-11

Similar Documents

Publication Publication Date Title
US20240128353A1 (en) High electron mobility transistor and method for fabricating the same
CN112531025B (zh) 高电子迁移率晶体管
US11335797B2 (en) Semiconductor devices and methods for fabricating the same
US20230102890A1 (en) High electron mobility transistor and method for fabricating the same
US20230335614A1 (en) High electron mobility transistor and method for fabricating the same
US20230361207A1 (en) High electron mobility transistor and method for fabricating the same
US20230378314A1 (en) High electron mobility transistor and method for fabricating the same
US11973133B2 (en) High electron mobility transistor and method for fabricating the same
TW202329461A (zh) 高電子遷移率電晶體及其製作方法
US20240136423A1 (en) High electron mobility transistor and method for fabricating the same
TW202010125A (zh) 半導體裝置及其製造方法
TW202329462A (zh) 高電子遷移率電晶體及其製作方法
TW202410461A (zh) 高電子遷移率電晶體及其製作方法
TW202404079A (zh) 電阻結構及其製作方法
TW202347787A (zh) 高電子遷移率電晶體及其製作方法
TW202406146A (zh) 高電子遷移率電晶體及其製作方法