TW202107522A - Semiconductor process tool and method for using the same - Google Patents
Semiconductor process tool and method for using the same Download PDFInfo
- Publication number
- TW202107522A TW202107522A TW108127945A TW108127945A TW202107522A TW 202107522 A TW202107522 A TW 202107522A TW 108127945 A TW108127945 A TW 108127945A TW 108127945 A TW108127945 A TW 108127945A TW 202107522 A TW202107522 A TW 202107522A
- Authority
- TW
- Taiwan
- Prior art keywords
- gas
- reaction chamber
- wafer
- carrier
- air
- Prior art date
Links
Images
Landscapes
- Chemical Vapour Deposition (AREA)
Abstract
Description
本揭露是關於半導體製程機台及其應用之方法。 This disclosure is about a semiconductor process tool and its application method.
在半導體製程中,薄膜透過利用適當沉積方法,沉積在晶圓表面上。這些沉積方法一般用於生長氧化矽、氮化矽或多晶矽(polycrystalline silicon),近來也用來生長金屬層,如鎢、鈦、銅、鋁與其合金,以及阻障層如氮化鈦與氮化鉭等。此類製程可再具有多重反應室的群集工具(cluster tools)下執行,將不同的製程整合在一個系統中,使製程之間的閒歇時間減少,以增加產能。 In the semiconductor manufacturing process, thin films are deposited on the surface of the wafer through the use of appropriate deposition methods. These deposition methods are generally used to grow silicon oxide, silicon nitride, or polycrystalline silicon. Recently, they are also used to grow metal layers, such as tungsten, titanium, copper, aluminum and their alloys, and barrier layers such as titanium nitride and nitride. Tantalum etc. Such processes can be executed under cluster tools with multiple reaction chambers, and different processes are integrated into one system, so that the idle time between processes is reduced and the production capacity is increased.
然而,在運行群集工具時,群集工具的反應室與緩衝室的氣壓可能存在差異,此差異造成晶圓轉移時氣體流向,進而影響群集工具中塵粒的流向。舉例而言,塵粒可能累積在操作氣壓較低的反應室中,進而在薄膜沉積過程中造成薄膜缺陷。 However, when the cluster tool is running, there may be a difference in air pressure between the reaction chamber and the buffer chamber of the cluster tool. This difference causes the gas flow direction during wafer transfer, which in turn affects the flow direction of dust particles in the cluster tool. For example, dust particles may accumulate in a reaction chamber with a lower operating pressure, which may cause film defects during the film deposition process.
本揭露之部份實施方式提供一種半導體製程機 台,包含殼體、載台、氣體分配噴頭以及氣流導引元件。殼體用以環繞反應室。載台設置於反應室且用以支撐基板。氣體分配噴頭設置於載台的上方且用以提供至少一第一氣體,其中第一氣體用以在基板上沉積而形成薄膜。氣流導引元件設置於載台的下方且用以提供第二氣體,其中第二氣體不同於第一氣體且不與第一氣體反應。 Some implementations of the present disclosure provide a semiconductor processing machine The table includes a shell, a carrier, a gas distribution nozzle, and an air flow guiding element. The shell is used to surround the reaction chamber. The carrier is arranged in the reaction chamber and used for supporting the substrate. The gas distribution showerhead is arranged above the carrier and used to provide at least one first gas, wherein the first gas is used to deposit on the substrate to form a thin film. The airflow guiding element is arranged under the carrier and used to provide a second gas, wherein the second gas is different from the first gas and does not react with the first gas.
本揭露之部份實施方式提供一種半導體製程機台,包含殼體、載台、氣體分配噴頭、環形抽氣元件以及氣流導引元件。殼體用以環繞反應室,其中殼體具有晶圓通道。載台設置於反應室且用以支撐基板。氣體分配噴頭設置於載台的上方且用以提供至少一第一氣體,其中第一氣體用以在基板上沉積而形成薄膜。環形抽氣元件設置於氣體分配噴頭的下方且位晶圓通道的上方。氣流導引元件設置於晶圓通道的下方且用以提供第二氣體,其中第二氣體不同於第一氣體且不與第一氣體反應。 Some embodiments of the present disclosure provide a semiconductor processing machine, which includes a housing, a carrier, a gas distribution nozzle, a ring-shaped exhaust element, and an airflow guide element. The shell is used to surround the reaction chamber, and the shell has a wafer channel. The carrier is arranged in the reaction chamber and used for supporting the substrate. The gas distribution showerhead is arranged above the carrier and used to provide at least one first gas, wherein the first gas is used to deposit on the substrate to form a thin film. The ring-shaped suction element is arranged below the gas distribution showerhead and above the wafer channel. The airflow guiding element is arranged under the wafer channel and used to provide a second gas, wherein the second gas is different from the first gas and does not react with the first gas.
本揭露之部份實施方式提供一種半導體製程機台的應用方法,包含開啟一反應室中的一晶圓通道的一閥件,其中該反應室中設置有一載台;在開啟該晶圓通道的該閥件後,從該載台的下方導入一第一氣體;以及經由該晶圓通道傳送一晶圓進入或離開該反應室。 Some embodiments of the present disclosure provide an application method of a semiconductor processing tool, including a valve for opening a wafer channel in a reaction chamber, wherein a stage is provided in the reaction chamber; After the valve, a first gas is introduced from below the stage; and a wafer is transported into or out of the reaction chamber through the wafer channel.
100‧‧‧半導體製程機台 100‧‧‧Semiconductor process machine
210‧‧‧殼體 210‧‧‧Shell
212O1‧‧‧開口 212O1‧‧‧Open
212O2‧‧‧開口 212O2‧‧‧Open
214‧‧‧晶圓通道 214‧‧‧Wafer channel
216‧‧‧抽氣口 216‧‧‧Exhaust port
220‧‧‧晶圓載台 220‧‧‧wafer stage
222‧‧‧支撐柱 222‧‧‧Support column
230‧‧‧氣體分配噴頭 230‧‧‧Gas distribution nozzle
232‧‧‧氣體控制盤 232‧‧‧Gas control panel
232C‧‧‧氣體通道 232C‧‧‧Gas channel
234‧‧‧阻滯板 234‧‧‧Blocking plate
236‧‧‧氣體分配板 236‧‧‧Gas distribution plate
240‧‧‧抽氣元件 240‧‧‧Exhaust element
240O‧‧‧抽氣環型管路 240O‧‧‧Suction ring type pipeline
242‧‧‧環件 242‧‧‧ring
244‧‧‧底襯件 244‧‧‧Bottom liner
246‧‧‧中襯件 246‧‧‧Interlining
248‧‧‧頂襯件 248‧‧‧Top liner
248O‧‧‧開口 248O‧‧‧Opening
250‧‧‧氣流導引元件 250‧‧‧Air guiding element
260‧‧‧蓋體 260‧‧‧Cover body
290‧‧‧控制器 290‧‧‧controller
310‧‧‧殼體 310‧‧‧Shell
320‧‧‧抽氣元件 320‧‧‧Exhaust element
330‧‧‧氣流注入元件 330‧‧‧Air injection element
900‧‧‧薄膜 900‧‧‧Film
LP‧‧‧裝載埠 LP‧‧‧Load Port
TC‧‧‧設備前端模組 TC‧‧‧Equipment front-end module
LC‧‧‧負載鎖定室 LC‧‧‧Load lock room
BC‧‧‧緩衝室 BC‧‧‧Buffer room
R1~R4‧‧‧反應室 R1~R4‧‧‧Reaction chamber
WI‧‧‧晶圓進入室 WI‧‧‧Wafer access chamber
WO‧‧‧晶圓送出室 WO‧‧‧Wafer Delivery Room
A1、A2‧‧‧機械手臂 A1, A2‧‧‧Robot arm
V1~V4‧‧‧閥件 V1~V4‧‧‧Valve
AG‧‧‧反應氣體 AG‧‧‧Reactive gas
NG‧‧‧氣體 NG‧‧‧Gas
GL‧‧‧氣體管線 GL‧‧‧Gas pipeline
GS‧‧‧氣體供應源 GS‧‧‧Gas supply source
GC‧‧‧流量控制器 GC‧‧‧Flow Controller
M‧‧‧方法 M‧‧‧Method
252C‧‧‧氣體通道 252C‧‧‧Gas channel
252‧‧‧壁面 252‧‧‧Wall
252O‧‧‧出氣口 252O‧‧‧Exhaust port
S1~S13‧‧‧步驟 S1~S13‧‧‧Step
W1‧‧‧第一晶圓 W1‧‧‧First wafer
W2‧‧‧第二晶圓 W2‧‧‧Second Wafer
圖1是根據本揭露之部分實施方式之半導體製程機台的配置示意圖。 FIG. 1 is a schematic diagram of the configuration of a semiconductor processing tool according to some embodiments of the present disclosure.
圖2是根據本揭露之部分實施方式之半導體製程機台的緩衝室與反應室之立體示意圖。 2 is a three-dimensional schematic diagram of a buffer chamber and a reaction chamber of a semiconductor processing tool according to some embodiments of the present disclosure.
圖3是根據本揭露之部分實施方式之半導體製程機台的緩衝室與反應室之剖面示意圖。 3 is a schematic cross-sectional view of a buffer chamber and a reaction chamber of a semiconductor processing tool according to some embodiments of the present disclosure.
圖4是根據本揭露之部分實施方式之反應室之爆炸示意圖。 Fig. 4 is an exploded schematic diagram of the reaction chamber according to some embodiments of the present disclosure.
圖5是根據本揭露之部分實施方式之反應室的部分元件之立體示意圖。 FIG. 5 is a perspective schematic view of some elements of the reaction chamber according to some embodiments of the present disclosure.
圖6A與圖6B是根據本揭露之部分實施方式之氣流導引元件之上視示意圖。 6A and 6B are schematic top views of air guiding elements according to some embodiments of the present disclosure.
圖7是根據本揭露之部分實施方式之沉積薄膜的方法。 FIG. 7 is a method of depositing a thin film according to some embodiments of the present disclosure.
圖8A至圖8I為根據本揭露之部分實施方式之沉積薄膜方法的過程的示意圖。 8A to 8I are schematic diagrams of the process of a thin film deposition method according to some embodiments of the present disclosure.
以下本揭露將提供許多個不同的實施方式或實施例以實現所提供之專利標的之不同特徵。許多元件與設置將以特定實施例在以下說明,以簡化本揭露。當然這些實施例僅用以示例而不應用以限制本揭露。舉例而言,敘述「第一特徵形成於第二特徵上」包含多種實施方式,其中涵蓋第一特徵與第二特徵直接接觸,以及額外的特徵形成於第一特徵與第二特徵之間而使兩者不直接接觸。此外,於各式各樣的實施例中,本揭露可能會重複標號以及/或標註字母。此重複是為了簡化並清楚說明,而非意圖表明這些討論的各種實施方式以及/或配 置之間的關係。 The following disclosure will provide many different implementations or examples to realize the different features of the provided patent objects. Many components and arrangements will be described below with specific embodiments to simplify the disclosure. Of course, these embodiments are only used as examples and should not be used to limit the disclosure. For example, the narrative that "the first feature is formed on the second feature" includes a variety of implementations, including that the first feature is in direct contact with the second feature, and that additional features are formed between the first feature and the second feature. The two are not in direct contact. In addition, in various embodiments, the present disclosure may repeat labels and/or letters. This repetition is for simplification and clarity, and is not intended to indicate the various implementations and/or configurations of these discussions. The relationship between the settings.
更甚者,空間相對的詞彙,例如「下層的」、「低於」、「下方」、「之下」、「上層的」、「上方」等相關詞彙,於此用以簡單描述元件或特徵與另一元件或特徵的關係,如圖所示。在使用或操作時,除了圖中所繪示的轉向之外,這些空間相對的詞彙涵蓋裝置的不同的轉向。或者,這些裝置可旋轉(旋轉90度或其他角度),且在此使用的空間相對的描述語可作對應的解讀。 What's more, spatially relative words, such as "lower", "below", "below", "below", "upper", "above" and other related words are used here to simply describe elements or features The relationship with another element or feature is shown in the figure. In use or operation, in addition to the steering shown in the figure, these spatially relative words cover the different steering of the device. Alternatively, these devices can be rotated (rotated by 90 degrees or other angles), and the spatially relative descriptors used here can be interpreted accordingly.
圖1是根據本揭露之部分實施方式之半導體製程機台100的配置示意圖。半導體製程機台100可以是一群集工具(cluster tool),包含裝載埠(load port)LP、設備前端模組(Equipment Front-End Module;EFCM)TC、負載鎖定(load-lock)室LC、緩衝室BC以及製程反應室R1~R4。
FIG. 1 is a schematic diagram of the configuration of a
裝載埠LP用以承載晶圓傳送盒WP。晶圓傳送盒WP可以裝載多個晶圓,並被適當自動化搬動系統運送,例如空中單軌無人搬送系統(Overhead Hoist Transfer;OHT)。 The load port LP is used to carry the wafer transfer box WP. The wafer transfer box WP can load multiple wafers and be transported by a suitable automated handling system, such as an overhead hoist transfer (OHT).
負載鎖定室LC可用以裝載或卸載晶圓,舉例而言,負載鎖定室LC包含晶圓進入室WI、晶圓送出室WO。設備前端模組TC連接裝載埠LP以及負載鎖定室LC。設備前端模組TC中可設有機械手臂A1,以將晶圓從裝載埠LP所承載的晶圓傳送盒WP中取出而傳送至負載鎖定室LC的晶圓進入室WI中,也可以將晶圓從負載鎖定室LC的晶圓送出室WO中取出傳送到裝載埠LP所承載的晶圓傳送盒WP中。緩衝室BC連接負載鎖定室LC以及反應室R1~R4。緩衝室BC可設有機械手臂 A2,以使晶圓在負載鎖定室LC以及反應室R1~R4之間傳送。 The load lock chamber LC can be used to load or unload wafers. For example, the load lock chamber LC includes a wafer entrance chamber WI and a wafer delivery chamber WO. The equipment front-end module TC is connected to the load port LP and the load lock chamber LC. The front-end module TC of the equipment can be equipped with a robot arm A1 to take out the wafer from the wafer transfer box WP carried by the load port LP and transfer it to the wafer entry chamber WI of the load lock chamber LC. The circle is taken out from the wafer delivery chamber WO of the load lock chamber LC and transferred to the wafer transfer box WP carried by the load port LP. The buffer chamber BC is connected to the load lock chamber LC and the reaction chambers R1 to R4. Buffer room BC can be equipped with a robotic arm A2, so that the wafer is transferred between the load lock chamber LC and the reaction chamber R1~R4.
於部分實施方式中,反應室R1~R4可用以進行化學氣相沉積、原子層沉積、濺鍍、清洗等步驟,其中化學氣相沉積可以是低壓化學氣相沉積、電漿化學氣相沉積或其他適當的製程。反應室R1~R4的數量僅為示意,不應以此數量為限。於部分實施方式中,可以設置有六個反應室連接緩衝室BC。 In some embodiments, the reaction chambers R1 to R4 can be used for chemical vapor deposition, atomic layer deposition, sputtering, cleaning and other steps. The chemical vapor deposition can be low pressure chemical vapor deposition, plasma chemical vapor deposition, or plasma chemical vapor deposition. Other appropriate manufacturing process. The number of reaction chambers R1 to R4 is only for reference, and should not be limited by this number. In some embodiments, there may be six reaction chambers connected to the buffer chamber BC.
在製程中,為了減少不必要的氣相反應,以增加晶圓上薄膜的一致性,至少部分的反應室R1~R4設計處於低壓(低於環境的大氣壓力)的狀態,下稱第一預定氣壓,例如真空。於部分實施方式中,緩衝室BC的氣壓可配合反應室R1~R4的氣壓亦處於低壓狀態,下稱第二預定氣壓。為了配合其他腔室的氣壓,緩衝室BC的第二預定氣壓可高於部分反應室R1~R4的第一預定氣壓。反應室R1~R4與緩衝室BC之間以真空閥件V1~V4來連接,其控制緩衝室與反應室之間的開關。舉例而言,真空閥件V1~V4可以是狹縫活門(slit valve)、彈簧箱(bellow)或其他適當元件。真空閥件V1~V4可以包含適當的彈性墊片,例如橡膠墊片。 In the manufacturing process, in order to reduce unnecessary gas phase reactions and increase the uniformity of the film on the wafer, at least part of the reaction chambers R1~R4 are designed to be in a low pressure (lower than the atmospheric pressure of the environment), hereinafter referred to as the first predetermined Air pressure, such as vacuum. In some embodiments, the air pressure of the buffer chamber BC can match the air pressure of the reaction chambers R1 to R4 and is also in a low pressure state, which is referred to as the second predetermined air pressure hereinafter. In order to match the air pressure of other chambers, the second predetermined air pressure of the buffer chamber BC may be higher than the first predetermined air pressure of some of the reaction chambers R1 to R4. The reaction chamber R1~R4 and the buffer chamber BC are connected by vacuum valves V1~V4, which control the switch between the buffer chamber and the reaction chamber. For example, the vacuum valves V1 to V4 may be slit valves, bellows, or other suitable elements. The vacuum valve parts V1 to V4 may include appropriate elastic gaskets, such as rubber gaskets.
成長薄膜的步驟如下:晶圓傳送盒WP中的矽晶圓經由設備前端模組TC配置到晶圓進入室WI,再由晶圓進入室WI進入緩衝室BC中,然後緩衝室BC內的機械手臂A2將晶圓送至負責薄膜沉積的製程反應室R1中。接著,緩衝室BC與製程反應室R1之間真空控制的真空閥件V1會關上,將製程反應室R1密閉,再於晶圓上進行薄膜沉積。薄膜沉積完畢後,真空閥件V1會開啟,機械手臂A2將晶圓從製程反應室R1夾回 緩衝室BC中,依製程需要再進入製程反應室R2、製程反應室R3或製程反應室R4,進行其他製程步驟。 The steps of growing the thin film are as follows: the silicon wafers in the wafer transfer box WP are placed in the wafer entrance chamber WI through the equipment front-end module TC, and then from the wafer entrance chamber WI into the buffer chamber BC, and then the machinery in the buffer chamber BC The arm A2 sends the wafer to the process reaction chamber R1, which is responsible for thin film deposition. Then, the vacuum valve V1 controlled by the vacuum between the buffer chamber BC and the process reaction chamber R1 is closed to seal the process reaction chamber R1, and then a thin film is deposited on the wafer. After the film is deposited, the vacuum valve V1 will open, and the robotic arm A2 will clamp the wafer back from the process reaction chamber R1 In the buffer chamber BC, it enters the process reaction chamber R2, the process reaction chamber R3, or the process reaction chamber R4 according to the process requirements to perform other process steps.
在真空閥件V1開啟的瞬間,由於緩衝室BC的第二預定氣壓高於反應室R1的第一預定氣壓,會產生由緩衝室BC往反應室R1的氣流,此氣流可能會因反應室R1內部壓差而吹往反應室R1底部,造成塵粒停留在反應室R1底部而難以抽除,進而汙染晶圓。這些塵粒可能是來自沉積製程副產物或真空閥件V1的彈性墊片。本揭露多個實施方式中,藉由在反應室R1配置氣流導引元件,以在反應室R1與緩衝室BC之間的真空閥件V1開啟的瞬間,在反應室R1中由下往上供氣,而形成流場向上的氣流,以免塵粒累積在反應室R1的底部。 At the moment when the vacuum valve V1 is opened, because the second predetermined air pressure of the buffer chamber BC is higher than the first predetermined air pressure of the reaction chamber R1, an air flow from the buffer chamber BC to the reaction chamber R1 will be generated. This air flow may be caused by the reaction chamber R1. The internal pressure difference blows to the bottom of the reaction chamber R1, causing dust particles to stay at the bottom of the reaction chamber R1 and difficult to be removed, thereby contaminating the wafer. These dust particles may be by-products of the deposition process or elastic gaskets of the vacuum valve V1. In many embodiments of the present disclosure, by disposing an air flow guide element in the reaction chamber R1, the vacuum valve V1 between the reaction chamber R1 and the buffer chamber BC is opened from bottom to top in the reaction chamber R1. In order to prevent dust particles from accumulating at the bottom of the reaction chamber R1, an upward air flow is formed.
圖2是根據本揭露之部分實施方式之半導體製程機台100的緩衝室BC與反應室R1、R2之立體示意圖。半導體製程機台100包含殼體210以及殼體310。殼體210用以容納反應室R1、R2。殼體310用以容納緩衝室BC,殼體210、310之間設有多個晶圓通道(未繪示)以連接緩衝室BC以及各個反應室R1~R4。
2 is a perspective view of the buffer chamber BC and the reaction chambers R1 and R2 of the
圖3是根據本揭露之部分實施方式之半導體製程機台100的緩衝室BC與反應室R1之剖面示意圖。
3 is a schematic cross-sectional view of the buffer chamber BC and the reaction chamber R1 of the
在緩衝室BC中,半導體製程機台100包含抽氣元件320以及氣流注入元件330,以使緩衝室BC大致維持一穩定的氣壓狀態,例如在例如前述的第二預定氣壓。抽氣元件320可以經由殼體310的適當開口或通道而連接外部抽氣系統(未繪示),例如真空抽氣系統。氣流注入元件330經由殼體310的
適當開口或通道而連接外部的氣體供應源(未繪示)。
In the buffer chamber BC, the
圖4是根據本揭露之部分實施方式之反應室R1之爆炸示意圖。同時參照圖3與圖4,在反應室R1中,半導體製程機台100包含晶圓載台220、氣體分配噴頭230、抽氣元件240以及氣流導引元件250。這些元件或組件受到殼體210圍繞。
FIG. 4 is an exploded schematic diagram of the reaction chamber R1 according to some embodiments of the present disclosure. Referring to FIGS. 3 and 4 at the same time, in the reaction chamber R1, the
晶圓載台220用以承載晶圓。晶圓載台220可以包含加熱板,而作為加熱台使用。晶圓載台220可設置於支撐柱222上。支撐柱222可上下移動而控制晶圓載台220。舉例而言,支撐柱222可穿過殼體210的開口212O1而延伸至反應室R1外,進而連接適當的機械移動裝置(例如馬達)。
The
氣體分配噴頭230可以設置於晶圓載台220的上方。在沉積製程中,氣體分配噴頭230可以向下噴射一或多種反應氣體,以在晶圓上沉積形成薄膜。舉例而言,當欲形成的薄膜是二氧化矽(SiO2)時,反應氣體可以是矽烷(SiH4)與氧(O2),其中矽烷可以與適當的載送氣體(carrier gas)混和。舉例而言,載送氣體可以是氫氣(H2)、氮氣(N2)、氬氣(Ar)等。在沉積製程之後,移除晶圓後,氣體分配噴頭230也可用以分配清潔氣體,例如含氟氣體、惰性氣體或其組合,以清潔反應室R1。
The gas
具體而言,氣體分配噴頭230包含氣體控制盤(Gax Box)232、阻滯板234以及氣體分配板236。氣體控制盤232具有一氣體通道232C,以供應反應氣體。氣體控制盤232可電性連接製程控制模組,並透過質流控制器進行反應氣體的流量與混合比例的控制。阻滯板234與氣體分配板236可分別
具有多個開口。阻滯板234的開口尺寸可相同或不同於氣體分配板236的開口尺寸。阻滯板234與氣體分配板236的配置使反應氣體受到輕微的流量限制,使得反應氣體在進入反應室R1之前進一步在阻滯板234與氣體分配板236上徑向地擴散。
Specifically, the gas
抽氣元件240設置於晶圓載台220的周圍,用以抽氣,以使反應室R1大致維持一穩定的氣壓狀態。抽氣元件240可以包含多個開口248O,其以環狀排列設置。具體而言,抽氣元件240包含環件242、底襯件244、中襯件246以及頂襯件248,這些元件裝設後可形成抽氣環型管路240O於其中。舉例而言,頂襯件248構成此抽氣環型管路240O的內壁,環件242構成此抽氣環型管路240O的外壁。頂襯件248具有前述的開口248O,以使抽氣元件240能大致以水平方向抽氣。
The
於部分實施方式中,氣流導引元件250設置於晶圓載台220以及抽氣元件240的下方。氣流導引元件250可以是一環狀管路,以環繞支撐柱222。氣流導引元件250可以具有適當的進氣口以及出氣口252O,其中氣流導引元件250的進氣口經由氣體管線GL連接至氣體供應源GS,氣流導引元件250的出氣口252O用以將氣體排放到反應室R1。氣流導引元件250可以完全位於晶圓載台220下方。舉例而言,氣流導引元件250的環狀管路的半徑小於晶圓載台220的半徑。
In some embodiments, the
於部分實施方式中,氣流導引元件250可以接觸殼體210的底壁並直接設置於殼體210的底壁上。可以透過適當的定位元件(例如凹槽、突起等)固定氣流導引元件250與殼體210的位置關係。於部分實施方式中,氣流導引元件250可
以不直接接觸殼體210的底壁,並透過其他支撐元件固定氣流導引元件250與殼體210的位置關係。氣流導引元件250可大致平行於殼體210的底壁,舉例而言,氣流導引元件250的各個出氣口252O與殼體210的底壁之間的距離大致相同。於部分實施方式中,氣流導引元件250可由金屬(例如鋁或不鏽鋼)、石英、陶瓷材料以及/或其他材料製成,上述材料可以承受沉積製程中的熱能以及化學試劑的侵蝕。
In some embodiments, the
於部分實施方式中,氣流導引元件250提供的氣體可以採用不易與前述反應氣體發生反應的氣體,例如氫氣(H2)、氮氣(N2)、氬氣(Ar)、氦氣(He)等。於部分實施方式中,氣流導引元件250提供的氣體可以與前述反應氣體中的載送氣體相同或不同。
In some embodiments, the gas provided by the gas
於本實施方式中,氣體管線GL穿過殼體210的開口212O2而連接氣體供應源GS。於本實施方式中,開口212O2位於殼體210的底壁上。於部分其他實施方式中,開口212O2可位於殼體210的側壁上。於部分其他實施方式中,氣流導引元件250以及氣體管線GL可分別連接開口212O2的兩端,而使氣流導引元件250以及氣體管線GL不直接互相連接。於部分實施方式中,流量控制器GC可以設置於氣體管線GL上,以控制供應的氣體的流速,其中流量控制器GC可例如為質量流量控制器(Mass Flow Controller;MFC)。半導體製程機台100還可包含蓋體260,裝設於殼體210上,其可用以支撐氣體分配噴頭230。
In this embodiment, the gas line GL passes through the opening 212O2 of the
半導體製程機台100可更包含控制器290。控制器
290用以控制沉積製程中的多個製程條件。舉例而言,控制器290連接至流量控制器GC或其他的流量控制器以控制氣流導引元件250、氣體分配組件230以及氣流注入元件330的操作;控制器290連接至適當的抽氣系統以控制抽氣元件240、抽氣元件320的操作;控制器290連接至適當的機械移動裝置以控制晶圓載台220升降;控制器290連接至加熱板以控制晶圓載台220的溫度等。在部分實施方式中,控制器290為包含一或多個處理單元以及一或多個記憶體設備的電腦設備。處理單元可以以多種方式實行,例如:使用微代碼或軟體指令的專屬硬體或通用硬體(例如:單處理器、多處理器或能夠平行計算的圓形處理單元等等)以執行在此所述的功能。每一個記憶體設備可為隨機存取記憶體、唯獨記憶體等等。
The
圖5是根據本揭露之部分實施方式之反應室R1的部分元件之立體示意圖。殼體210可以包含抽氣口216。抽氣元件240可以經由殼體210的抽氣口216連接一外部抽氣系統(例如真空抽氣系統),以經由殼體210的抽氣口216將氣體排出反應室R1。具體而言,同時參照圖4與圖5,抽氣元件240的中襯件246具有一開口,以使抽氣元件240的抽氣環型管路240O(參考圖3)能與殼體210的抽氣口216相通。於部分實施方式中,殼體210可以包含晶圓通道214以連接緩衝室BC(參考圖3)。
FIG. 5 is a perspective schematic view of some elements of the reaction chamber R1 according to some embodiments of the present disclosure. The
圖6A與圖6B是根據本揭露之部分實施方式之氣流導引元件250之上視示意圖。氣流導引元件250具有壁面252以構成環狀氣體通道252C,氣體可以在環狀氣體通道252C中
流通,並透過出氣口252O而釋放至反應室中。氣流導引元件250的出氣口252O可設置於壁面252朝外的一側,以使氣流導引元件250大致以水平方向向外噴氣。出氣口252O的數量可以在大約5個至大約50個之間,此數量不應用以限制本揭露的範圍。出氣口252O的數量若小於5個,氣體分布較為不均勻,包覆範圍較窄;出氣口252O的數量若大於50個,則不容易設置出氣口252O,可能會導致出氣口252O的孔徑被限縮。
6A and 6B are schematic top views of the
在圖6A中,出氣口252O以均勻的分布密度設置於壁面252。兩相鄰的出氣口252O具有夾角,其為一出氣口252O的中心至氣流導引元件250的中心的直線以及另一相鄰的出氣口252O的中心至氣流導引元件250的中心的直線的夾角。舉例而言,出氣口252O可以採用夾角角度等差方式分布,例如以等差大約1度至大約90度的方式分布。此等差角度與出氣口252O的數量相關。舉例而言,當出氣口252O的數量為5個時,等差夾角為72度;當出氣口252O的數量為50個時,等差夾角為7.2度。
In FIG. 6A, the air outlet 252O is provided on the
在圖6B中,出氣口252O在鄰近殼體210的抽氣口216處的分布密度較高,出氣口252O在遠離殼體210的抽氣口216處的分布密度較低。根據抽氣口216的位置調整出氣口252O的分布密度,可以使反應室R1中的壓力分佈較為一致。舉例而言,於部分實施例中,出氣口252O可以採用夾角角度等比方式分布,其中相鄰出氣口252O的夾角角度差異由鄰近抽氣口216往遠離抽氣口216等比降低。或者,於部分實施例中,出氣口252O可以採用夾角角度多階等差方式分布,例如
二階等差方式,其中相鄰出氣口252O的夾角角度差異由鄰近抽氣口216往遠離抽氣口216遞減。
In FIG. 6B, the air outlet 252O has a higher distribution density at the
圖7是根據本揭露之部分實施方式之沉積薄膜的方法M。方法M包含步驟S1~S11。圖8A至圖8G為根據本揭露之部分實施方式之沉積薄膜方法的過程的示意圖。 FIG. 7 is a method M of depositing a thin film according to some embodiments of the present disclosure. Method M includes steps S1 to S11. 8A to 8G are schematic diagrams of the process of a thin film deposition method according to some embodiments of the present disclosure.
參照圖7以及圖8A,方法M來到步驟S1,氣體分配噴頭230噴出反應氣體AG,以晶圓載台220所承載的第一晶圓W上,沉積完成一薄膜900。在沉積過程中,在反應室R1與緩衝室BC之間的閥件V1關閉,抽氣元件240持續抽氣。在沉積過程中,緩衝室BC中的氣流注入元件330持續供氣,緩衝室BC中的抽氣元件320持續抽氣,以維持緩衝室BC的氣壓穩定。
7 and 8A, the method M goes to step S1, the gas
參照圖7以及圖8B,方法M來到步驟S2,將晶圓載台220向下移動至一適當位置,以準備晶圓轉移。接著,進行方法M的步驟S3,使緩衝室BC中的抽氣元件320停止抽氣。此步驟僅為簡化後續晶圓通道開啟時產生的氣流的可能擾亂因子。於其他部分實施方式中,可以使抽氣元件320持續抽氣。
7 and 8B, the method M goes to step S2 to move the
參照圖7以及圖8C,進行方法M的步驟S4,開啟控制晶圓通道214的閥件V1,與此幾乎同時,藉由前述流量控制器GC(參考圖3)的控制,使反應室R1中的氣流導引元件250開始供應氣體NG。此時,會產生由緩衝室BC向反應室R1的氣流。舉例而言,氣流由緩衝室BC中的氣流注入元件330供氣至被抽氣元件240抽離。在此過程中,藉由氣流導引元件250供應氣體NG,使此氣流不會被帶到反應室R1的底部,進而防止塵粒累積在反應室R1中。
7 and 8C, step S4 of the method M is performed, the valve V1 that controls the
參照圖7以及圖8D,進行方法M的步驟S5,藉由流量控制器GC的控制,使反應室R1中的氣流導引元件250停止供應氣體NG(參照圖8C)。在此,步驟S5可以在步驟S4後大約1至大約5秒內進行。換句話說,此氣流導引元件250供應氣體NG(參照圖8C)的時間可能僅有大約1至大約5秒。在此時間範圍內,即可達到反應室R1以及緩衝室BC之間的氣流穩定而不需要再繼續供氣。
7 and 8D, step S5 of the method M is performed, and the gas
參照圖7以及圖8E,進行方法M的步驟S6,經由晶圓通道214,使用機械手臂A2從反應室R1中的晶圓載台220上取出第一晶圓W1(參照圖8D),並將其傳送至緩衝室BC。接著,關閉控制晶圓通道214的閥件V1,以使緩衝室BC與反應室R1隔絕。其後,進行方法M的步驟S7,可以開啟緩衝室BC中的抽氣元件320,以穩定緩衝室BC內的氣流。在此,機械手臂A2將第一晶圓W1(參照圖8D)傳送至適當位置後,可以再取得一第二晶圓,以準備傳送至反應室R1。
7 and 8E, step S6 of the method M is performed, the first wafer W1 (see FIG. 8D) is taken out from the
參照圖7以及圖8F,進行方法M的步驟S8,待機械手臂A2準備好第二晶圓後,使緩衝室BC中的抽氣元件320停止抽氣,以簡化後續晶圓通道開啟時產生的氣流的可能擾亂因子。接著,進行方法M的步驟S9,開啟控制晶圓通道214的閥件V1,與此幾乎同時,藉由前述流量控制器GC(參考圖3)的控制,使反應室R1中的氣流導引元件250開始供應氣體NG。此時,會產生由緩衝室BC向反應室R1的氣流。舉例而言,氣流由緩衝室BC中的氣流注入元件330供氣至被抽氣元件240抽離。在此過程中,藉由氣流導引元件250供應氣體NG,
使此氣流不會被帶到反應室R1的底部,進而防止塵粒累積在反應室R1中。
7 and 8F, step S8 of method M is performed. After the robot arm A2 prepares the second wafer, the
參照圖7以及圖8G,進行方法M的步驟S10,藉由流量控制器GC的控制,使反應室R1中的氣流導引元件250停止供應氣體NG。如前所述,步驟S10可以在步驟S9後大約1至大約5秒內進行。在此時間範圍內,即可達到反應室R1以及緩衝室BC之間的氣流穩定而不需要再繼續供氣。
7 and 8G, the step S10 of the method M is performed, and the gas
參照圖7以及圖8H,進行方法M的步驟S11,經由晶圓通道214,使用機械手臂A2將第二晶圓W2從緩衝室BC傳送至反應室R1的晶圓載台220上。接著,關閉控制晶圓通道214的閥件V1,以使緩衝室BC與反應室R1隔絕。其後,進行方法M的步驟S12,可透過適當的抽氣控制系統,使緩衝室BC中的抽氣元件320開始抽氣,以使緩衝室BC的氣壓恢復穩定。
7 and 8H, step S11 of the method M is performed, and the second wafer W2 is transferred from the buffer chamber BC to the
參照圖7以及圖8I,進行方法M的步驟S13,將晶圓載台220向上移動至一適當位置,以在第二晶圓W2上沉積一薄膜。此沉積製程大致如同圖8A的步驟S1所示,在此不再贅述。
7 and 8I, step S13 of method M is performed, and the
本揭露之多個實施方式中,藉由在反應室配置氣流導引元件,以在反應室與緩衝室之間的真空閥件開啟的瞬間,氣流導引元件在反應室中由下往上供氣,而形成流場向上的氣流,以免塵粒累積在反應室的底部。藉此,可以降低晶圓線上(inline)或離線(offline)檢測的缺陷,也可以延長半導體製程機台的保養週期。 In many embodiments of the present disclosure, by disposing an airflow guiding element in the reaction chamber, the airflow guiding element is supplied from bottom to top in the reaction chamber at the moment when the vacuum valve between the reaction chamber and the buffer chamber is opened. In order to prevent dust particles from accumulating at the bottom of the reaction chamber, an upward air flow is formed. In this way, the defects of inline or offline inspection of the wafer can be reduced, and the maintenance cycle of the semiconductor process tool can also be extended.
本揭露之部份實施方式提供一種半導體製程機 台,包含殼體、載台、氣體分配噴頭以及氣流導引元件。殼體用以環繞反應室。載台設置於反應室且用以支撐基板。氣體分配噴頭設置於載台的上方且用以提供至少一第一氣體,其中第一氣體用以在基板上沉積而形成薄膜。氣流導引元件設置於載台的下方且用以提供第二氣體,其中第二氣體不同於第一氣體且不與第一氣體反應。 Some implementations of the present disclosure provide a semiconductor processing machine The table includes a shell, a carrier, a gas distribution nozzle, and an air flow guiding element. The shell is used to surround the reaction chamber. The carrier is arranged in the reaction chamber and used for supporting the substrate. The gas distribution showerhead is arranged above the carrier and used to provide at least one first gas, wherein the first gas is used to deposit on the substrate to form a thin film. The airflow guiding element is arranged under the carrier and used to provide a second gas, wherein the second gas is different from the first gas and does not react with the first gas.
於部分實施方式中,半導體製程機台更包含支撐柱,連接該載台的下表面,其中氣流導引元件環繞支撐柱。 In some embodiments, the semiconductor processing tool further includes a supporting column connected to the lower surface of the carrier, wherein the airflow guiding element surrounds the supporting column.
於部分實施方式中,氣流導引元件具有壁面以構成氣體通道,氣體通道環繞開口,氣流導引元件具有複數個出氣口,出氣口設置於壁面遠離氣體通道所環繞的開口的一側。 In some embodiments, the airflow guiding element has a wall surface to form a gas channel, the gas channel surrounds the opening, the airflow guiding element has a plurality of air outlets, and the air outlet is arranged on the side of the wall away from the opening surrounded by the gas channel.
於部分實施方式中,殼體具有抽氣口,抽氣口設置於氣體分配噴頭的下方且位於氣流導引元件的上方,其中氣流導引元件具有複數個出氣口,第一部分的出氣口的密度高於第二部分的出氣口的密度,其中第一部分的出氣口相較第二部分的出氣口更靠近殼體的抽氣口。 In some embodiments, the housing has an air extraction port, the air extraction port is arranged below the gas distribution nozzle and above the airflow guiding element, wherein the airflow guiding element has a plurality of air outlets, and the density of the air outlets in the first part is higher than The density of the air outlets of the second part, wherein the air outlets of the first part are closer to the air suction openings of the housing than the air outlets of the second part.
於部分實施方式中,半導體製程機台環形抽氣元件,設置於氣體分配噴頭的下方且位於氣流導引元件的上方。 In some embodiments, the annular air extraction element of the semiconductor processing machine is arranged below the gas distribution nozzle and above the air guiding element.
本揭露之部份實施方式提供一種半導體製程機台,包含殼體、載台、氣體分配噴頭、環形抽氣元件以及氣流導引元件。殼體用以環繞反應室,其中殼體具有晶圓通道。載台設置於反應室且用以支撐基板。氣體分配噴頭設置於載台的上方且用以提供至少一第一氣體,其中第一氣體用以在基板上沉積而形成薄膜。環形抽氣元件設置於氣體分配噴頭的下方且 位晶圓通道的上方。氣流導引元件設置於晶圓通道的下方且用以提供第二氣體,其中第二氣體不同於第一氣體且不與第一氣體反應。 Some embodiments of the present disclosure provide a semiconductor processing machine, which includes a housing, a carrier, a gas distribution nozzle, a ring-shaped exhaust element, and an airflow guide element. The shell is used to surround the reaction chamber, and the shell has a wafer channel. The carrier is arranged in the reaction chamber and used for supporting the substrate. The gas distribution shower head is arranged above the carrier and used to provide at least one first gas, wherein the first gas is used to deposit on the substrate to form a thin film. The annular suction element is arranged under the gas distribution nozzle and Position above the wafer channel. The airflow guiding element is arranged under the wafer channel and used to provide a second gas, wherein the second gas is different from the first gas and does not react with the first gas.
於部分實施方式中,氣流導引元件以實質平行於該載台的上表面的方向提供該第二氣體。 In some embodiments, the airflow guiding element provides the second gas in a direction substantially parallel to the upper surface of the carrier.
本揭露之部份實施方式提供一種方法,包含開啟一反應室中的一晶圓通道的一閥件;在開啟該晶圓通道的該閥件後,從該載台的下方導入一第一氣體;以及經由該晶圓通道傳送一晶圓進入或離開該反應室。 Some embodiments of the present disclosure provide a method including opening a valve of a wafer channel in a reaction chamber; after opening the valve of the wafer channel, introducing a first gas from below the carrier ; And transport a wafer into or out of the reaction chamber through the wafer channel.
於部分實施方式中,半導體製程機台的應用方法更包含在經由晶圓通道傳送晶圓進入或離開反應室之前,停止導入第一氣體。 In some embodiments, the application method of the semiconductor processing tool further includes stopping the introduction of the first gas before transferring the wafer into or out of the reaction chamber through the wafer channel.
於部分實施方式中,半導體製程機台的應用方法更包含在反應室中,從載台的上方導入第二氣體,以在晶圓上沉積薄膜,其中第二氣體不同於第一氣體,且第一氣體不與第二氣體反應。 In some embodiments, the application method of the semiconductor processing tool further includes in the reaction chamber, introducing a second gas from above the carrier to deposit a thin film on the wafer, wherein the second gas is different from the first gas, and the second gas is different from the first gas. One gas does not react with the second gas.
以上概述多個實施方式之特徵,該技術領域具有通常知識者可較佳地了解本揭露之多個態樣。該技術領域具有通常知識者應了解,可將本揭露作為設計或修飾其他程序或結構的基礎,以實行實施方式中提到的相同的目的以及/或達到相同的好處。該技術領域具有通常知識者也應了解,這些相等的結構並未超出本揭露之精神與範圍,且可以進行各種改變、替換、轉化,在此,本揭露精神與範圍涵蓋這些改變、替換、轉化。 The features of the various embodiments are summarized above, and those with ordinary knowledge in the technical field can better understand the various aspects of the present disclosure. Those with ordinary knowledge in the technical field should understand that the present disclosure can be used as a basis for designing or modifying other programs or structures to implement the same purpose and/or achieve the same benefits mentioned in the embodiments. Those with ordinary knowledge in the technical field should also understand that these equivalent structures do not exceed the spirit and scope of this disclosure, and various changes, substitutions, and transformations can be made. Here, the spirit and scope of this disclosure cover these changes, substitutions, and transformations. .
210‧‧‧殼體 210‧‧‧Shell
212O1‧‧‧開口 212O1‧‧‧Open
212O2‧‧‧開口 212O2‧‧‧Open
214‧‧‧晶圓通道 214‧‧‧Wafer channel
220‧‧‧晶圓載台 220‧‧‧wafer stage
222‧‧‧支撐柱 222‧‧‧Support column
230‧‧‧氣體分配噴頭 230‧‧‧Gas distribution nozzle
232‧‧‧氣體控制盤 232‧‧‧Gas control panel
232C‧‧‧氣體通道 232C‧‧‧Gas channel
234‧‧‧阻滯板 234‧‧‧Blocking plate
236‧‧‧氣體分配板 236‧‧‧Gas distribution plate
240‧‧‧抽氣元件 240‧‧‧Exhaust element
240O‧‧‧抽氣環型管路 240O‧‧‧Suction ring type pipeline
242‧‧‧環件 242‧‧‧ring
248‧‧‧頂襯件 248‧‧‧Top liner
250‧‧‧氣流導引元件 250‧‧‧Air guiding element
252O‧‧‧出氣口 252O‧‧‧Exhaust port
260‧‧‧蓋體 260‧‧‧Cover body
290‧‧‧控制器 290‧‧‧controller
310‧‧‧殼體 310‧‧‧Shell
320‧‧‧抽氣元件 320‧‧‧Exhaust element
330‧‧‧氣流注入元件 330‧‧‧Air injection element
BC‧‧‧緩衝室 BC‧‧‧Buffer room
R1‧‧‧反應室 R1‧‧‧Reaction Chamber
A2‧‧‧機械手臂 A2‧‧‧Robot arm
V1‧‧‧閥件 V1‧‧‧Valve
GL‧‧‧氣體管線 GL‧‧‧Gas pipeline
GS‧‧‧氣體供應源 GS‧‧‧Gas supply source
GC‧‧‧流量控制器 GC‧‧‧Flow Controller
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW108127945A TWI727384B (en) | 2019-08-06 | 2019-08-06 | Semiconductor process tool and method for using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW108127945A TWI727384B (en) | 2019-08-06 | 2019-08-06 | Semiconductor process tool and method for using the same |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202107522A true TW202107522A (en) | 2021-02-16 |
TWI727384B TWI727384B (en) | 2021-05-11 |
Family
ID=75745474
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW108127945A TWI727384B (en) | 2019-08-06 | 2019-08-06 | Semiconductor process tool and method for using the same |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI727384B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI806279B (en) * | 2021-08-27 | 2023-06-21 | 台灣積體電路製造股份有限公司 | Systems and methods for processing a semiconductor substrate |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050186339A1 (en) * | 2004-02-20 | 2005-08-25 | Applied Materials, Inc., A Delaware Corporation | Methods and apparatuses promoting adhesion of dielectric barrier film to copper |
JP6289908B2 (en) * | 2011-08-19 | 2018-03-07 | 東京エレクトロン株式会社 | Ge-Sb-Te film forming method, Sb-Te film forming method and program |
-
2019
- 2019-08-06 TW TW108127945A patent/TWI727384B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI806279B (en) * | 2021-08-27 | 2023-06-21 | 台灣積體電路製造股份有限公司 | Systems and methods for processing a semiconductor substrate |
Also Published As
Publication number | Publication date |
---|---|
TWI727384B (en) | 2021-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10242848B2 (en) | Carrier ring structure and chamber systems including the same | |
TWI763759B (en) | Methods and systems for performing atomic layer etching of a surface of a substrate that is exposed for processing | |
TWI407497B (en) | Multi-region processing system and heads | |
US9524889B2 (en) | Processing systems and apparatus adapted to process substrates in electronic device manufacturing | |
US20030213560A1 (en) | Tandem wafer processing system and process | |
TWI407494B (en) | Apparatus for semiconductor processing | |
TW201509537A (en) | Cascade design showerhead for transient uniformity | |
JP2009094530A (en) | Ultra high throughput wafer vacuum processing system | |
WO2018200288A1 (en) | Euv photopatterning and selective deposition for negative pattern mask | |
TWI671816B (en) | Loadlock integrated bevel etcher system | |
KR20070052331A (en) | Multi-single wafer processing apparatus | |
US20020096114A1 (en) | Series chamber for substrate processing | |
US10707113B2 (en) | End effector assembly for clean/dirty substrate handling | |
KR102549735B1 (en) | Integrated direct dielectric and metal deposition | |
US11479852B2 (en) | Method for dry cleaning a susceptor and substrate processing apparatus | |
TWI727384B (en) | Semiconductor process tool and method for using the same | |
US20170053781A1 (en) | Multi-Station Chamber Having Symmetric Grounding Plate | |
US20230005740A1 (en) | Modulation of oxidation profile for substrate processing | |
CN112342528B (en) | Semiconductor processing machine and method of using the same | |
JP2004339566A (en) | Substrate treatment apparatus | |
JP2003158081A (en) | Substrate processor | |
TWI732420B (en) | Semiconductor process tool | |
US20230402259A1 (en) | Localized plasma arc prevention via purge ring | |
KR20240001985A (en) | Spindle and lift pin drive assembly with purge mechanisms | |
CN113113326A (en) | Semiconductor processing machine |