TW202015031A - Display system and display frame compensation method thererof - Google Patents

Display system and display frame compensation method thererof Download PDF

Info

Publication number
TW202015031A
TW202015031A TW107135653A TW107135653A TW202015031A TW 202015031 A TW202015031 A TW 202015031A TW 107135653 A TW107135653 A TW 107135653A TW 107135653 A TW107135653 A TW 107135653A TW 202015031 A TW202015031 A TW 202015031A
Authority
TW
Taiwan
Prior art keywords
data
voltage drop
display
pixel units
voltage
Prior art date
Application number
TW107135653A
Other languages
Chinese (zh)
Other versions
TWI689912B (en
Inventor
馬明青
曾柏傑
陳彥呈
Original Assignee
奕力科技股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 奕力科技股份有限公司 filed Critical 奕力科技股份有限公司
Priority to TW107135653A priority Critical patent/TWI689912B/en
Priority to CN201910022462.6A priority patent/CN111028784A/en
Application granted granted Critical
Publication of TWI689912B publication Critical patent/TWI689912B/en
Publication of TW202015031A publication Critical patent/TW202015031A/en

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3258Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the voltage across the light-emitting element
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0233Improving the luminance or brightness uniformity across the screen
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/06Adjustment of display parameters
    • G09G2320/0666Adjustment of display parameters for control of colour parameters, e.g. colour temperature

Abstract

A display system and a display frame compensation method thereof are provided. The display system includes a display panel, a display driving circuit, and a voltage drop estimation circuit. The display panel includes a plurality of power lines and a plurality of pixel units. A power terminal of each of the pixel units is coupled to a power voltage through each of the power lines. The display driving circuit is coupled to the display panel, and receives a plurality of data driving voltages to respectively drive the pixel units. The voltage drop estimation circuit is coupled to the display driving circuit and receives a grayscale image data. The voltage drop estimation circuit converts the grayscale image data into a plurality of current data and the data driving voltages, generates a plurality of voltage drop values according to a parasitic resistance value of a power line between an adjacent two pixel units and the current data, and adjusts at least part of the data driving voltages or compensates voltages of the power terminals of at least part of the pixel units according to the voltage drop values.

Description

顯示器系統及其顯示畫面補償方法Display system and display picture compensation method

本發明是有關於一種顯示技術,且特別是有關於一種顯示畫面補償方法,以及採用此顯示畫面補償方法的顯示器系統。The invention relates to a display technology, and in particular to a display picture compensation method and a display system adopting the display picture compensation method.

隨著半導體產業及光電產業的發展,發光二極體(Light Emission Diode,LED)不但廣泛地應用於照明用途,亦被應用在顯示器的領域。其中,有機發光二極體(Organic-LED,OLED)顯示器因具有厚度薄、高效率、高對比、無視角限制以及反應速度快等特性,而被認為是顯示器的未來主流之一。With the development of the semiconductor industry and the optoelectronic industry, Light Emission Diode (LED) is not only widely used in lighting applications, but also in the field of displays. Among them, Organic Light-Emitting Diode (Organic-LED, OLED) displays are considered to be one of the future mainstream displays due to their thin thickness, high efficiency, high contrast, no viewing angle limitation, and fast response speed.

請參考圖1,圖1為現有的有機發光二極體顯示面板的局部等效電路示意圖。有機發光二極體顯示面板920包括多條掃描線SL、多條資料線DL、多條電源走線PL以及畫素陣列,其中畫素陣列具有呈現陣列式排列的多個畫素單元PX。但為了圖式簡潔起見,圖1僅繪示有機發光二極體顯示面板920的其中一條資料線DL上的多個畫素單元PX。每個畫素單元PX的電源端PI依序地耦接在用於傳輸電源電壓ELVDD的電源走線PL上。每個畫素單元PX包括畫素驅動電路PD及有機發光二極體LD。每一個畫素驅動電路PD皆採用兩個電晶體T1、T2以及一個電容C1(即2T1C)的電路架構。其中,電晶體T1的第一端耦接電源端PI。電晶體T1的第二端耦接有機發光二極體LD的陽極端。有機發光二極體LD的陰極端耦接參考電壓VSS。電晶體T2的第一端耦接對應的資料線DL以接收對應的資料驅動電壓。電晶體T2的第二端耦接電晶體T1的控制端。電晶體T2的控制端耦接對應的掃描線SL以接收對應的掃描驅動電壓。電容C1的第一端耦接電晶體T1的控制端以及電晶體T2的第二端。電容C1的第二端耦接電晶體T1的第一端及電源端PI。Please refer to FIG. 1, which is a partial equivalent circuit diagram of an existing organic light-emitting diode display panel. The organic light-emitting diode display panel 920 includes a plurality of scan lines SL, a plurality of data lines DL, a plurality of power traces PL, and a pixel array, wherein the pixel array has a plurality of pixel units PX arranged in an array. However, for the sake of simplicity, FIG. 1 only shows a plurality of pixel units PX on one of the data lines DL of the organic light-emitting diode display panel 920. The power terminal PI of each pixel unit PX is sequentially coupled to the power trace PL for transmitting the power voltage ELVDD. Each pixel unit PX includes a pixel driving circuit PD and an organic light emitting diode LD. Each pixel driving circuit PD adopts a circuit structure of two transistors T1 and T2 and a capacitor C1 (that is, 2T1C). The first terminal of the transistor T1 is coupled to the power terminal PI. The second end of the transistor T1 is coupled to the anode end of the organic light emitting diode LD. The cathode terminal of the organic light emitting diode LD is coupled to the reference voltage VSS. The first end of the transistor T2 is coupled to the corresponding data line DL to receive the corresponding data driving voltage. The second terminal of the transistor T2 is coupled to the control terminal of the transistor T1. The control terminal of the transistor T2 is coupled to the corresponding scan line SL to receive the corresponding scan driving voltage. The first end of the capacitor C1 is coupled to the control end of the transistor T1 and the second end of the transistor T2. The second terminal of the capacitor C1 is coupled to the first terminal of the transistor T1 and the power terminal PI.

在理想的情況下,假設電源走線PL不具有阻抗,亦即電源電壓ELVDD在傳輸過程中是沒有電壓降(IR drop)的,因此每個畫素單元PX的電源端PI的電壓皆為電源電壓ELVDD。於此情況下,當顯示面板顯示純色畫面時,流經每個畫素驅動電路PD的電流Id皆相同,致使每個有機發光二極體LD的亮度皆相同而使顯示面板呈現出均勻的亮度。然而,在實際的情況下,電源走線PL不可避免的存在阻抗,例如圖1所示的電阻R1所示。當電流流經電源走線PL時,會在電源走線PL的各電阻R1的兩端產生電壓降,致使每個畫素單元PX的電源端PI的電壓並不相同,如此將會影響顯示畫面的亮度均勻度及色彩準確度。In an ideal situation, it is assumed that the power supply line PL has no impedance, that is, the power supply voltage ELVDD has no voltage drop (IR drop) during transmission, so the voltage of the power supply terminal PI of each pixel unit PX is the power supply Voltage ELVDD. In this case, when the display panel displays a solid color picture, the current Id flowing through each pixel driving circuit PD is the same, so that the brightness of each organic light emitting diode LD is the same, so that the display panel presents a uniform brightness . However, in an actual situation, there is inevitably an impedance in the power supply trace PL, such as the resistance R1 shown in FIG. 1. When a current flows through the power supply line PL, a voltage drop will be generated across each resistor R1 of the power supply line PL, so that the voltage of the power supply terminal PI of each pixel unit PX is different, which will affect the display screen Brightness uniformity and color accuracy.

有鑑於此,本發明提供一種顯示器系統及其顯示畫面補償方法,可提高顯示畫面的亮度均勻度及色彩準確度。In view of this, the present invention provides a display system and a display picture compensation method thereof, which can improve the brightness uniformity and color accuracy of a display picture.

本發明的顯示器系統包括顯示面板、顯示驅動電路以及電壓降估算電路。顯示面板包括多條電源走線以及多個畫素單元。此些畫素單元中的每一者的電源端透過此些電源走線的其中一者耦接電源電壓。顯示驅動電路耦接顯示面板,用以接收多個資料驅動電壓,以分別驅動此些畫素單元。電壓降估算電路耦接顯示驅動電路,且接收灰階畫面資料。電壓降估算電路將灰階畫面資料轉換為多個電流資料及此些資料驅動電壓,且根據此些畫素單元中的相鄰兩畫素單元之間的電源走線的寄生電阻值及此些電流資料產生多個電壓降值。電壓降估算電路根據此些電壓降值調整至少部份此些資料驅動電壓或補償至少部份此些畫素單元的電源端的電壓。The display system of the present invention includes a display panel, a display driving circuit, and a voltage drop estimation circuit. The display panel includes multiple power traces and multiple pixel units. The power supply terminal of each of the pixel units is coupled to the power supply voltage through one of the power supply traces. The display driving circuit is coupled to the display panel and is used to receive a plurality of data driving voltages to drive the pixel units respectively. The voltage drop estimation circuit is coupled to the display driving circuit, and receives gray-scale image data. The voltage drop estimation circuit converts the gray-scale picture data into a plurality of current data and the driving voltages of these data, and according to the parasitic resistance value of the power traces between the two adjacent pixel units in these pixel units and these Current data produces multiple voltage drop values. The voltage drop estimation circuit adjusts at least part of the data driving voltages or compensates at least part of the voltages of the power terminals of the pixel units according to the voltage drops.

在本發明的一實施例中,上述的顯示器系統更包括阻值設定介面。阻值設定介面耦接電壓降估算電路。阻值設定介面用以提供寄生電阻值至電壓降估算電路。In an embodiment of the invention, the above display system further includes a resistance setting interface. The resistance setting interface is coupled to the voltage drop estimation circuit. The resistance setting interface is used to provide a parasitic resistance value to the voltage drop estimation circuit.

本發明的顯示畫面補償方法用於上述顯示器系統的顯示面板,其包括以下步驟。設定此些畫素單元中的相鄰兩畫素單元之間的電源走線的寄生電阻值。將灰階畫面資料轉換為多個電流資料及多個資料驅動電壓。根據寄生電阻值及此些電流資料產生多個電壓降值。根據此些電壓降值調整至少部份此些資料驅動電壓或補償至少部份此些畫素單元的電源端的電壓,並據以驅動此些畫素單元。The display picture compensation method of the present invention is applied to the display panel of the above display system, and includes the following steps. Set the parasitic resistance value of the power trace between two adjacent pixel units in these pixel units. Convert gray-scale image data into multiple current data and multiple data driving voltages. According to the parasitic resistance value and the current data, multiple voltage drop values are generated. According to the voltage drop values, at least some of the data driving voltages are adjusted or at least some of the power supply voltages of the pixel units are compensated, and the pixel units are driven accordingly.

基於上述,本發明所提出的顯示器系統及其顯示畫面補償方法,可根據電源走線的阻抗值以及所接收到的灰階畫面資料,計算出電源電壓與各畫素單元的電源端之間的電壓降值,並根據電壓降值調整至少部份畫素單元的資料驅動電壓或補償至少部份畫素單元的電源端的電壓,以提高顯示畫面的亮度均勻度及色彩準確度。Based on the above, the display system and the display screen compensation method proposed by the present invention can calculate the difference between the power supply voltage and the power supply terminal of each pixel unit according to the impedance value of the power supply trace and the received gray scale screen data Voltage drop value, and adjust the data driving voltage of at least some pixel units or compensate the voltage of the power supply terminal of at least some pixel units according to the voltage drop value, so as to improve the brightness uniformity and color accuracy of the displayed image.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more obvious and understandable, the embodiments are specifically described below in conjunction with the accompanying drawings for detailed description as follows.

為了使本發明之內容可以被更容易明瞭,以下特舉實施例作為本發明確實能夠據以實施的範例。另外,凡可能之處,在圖式及實施方式中使用相同標號的元件/構件/步驟,係代表相同或類似部件。In order to make the content of the present invention easier to understand, the following specific examples are given as examples on which the present invention can indeed be implemented. In addition, wherever possible, elements/components/steps with the same reference numerals in the drawings and embodiments represent the same or similar components.

圖2是依照本發明一實施例所繪示的顯示器系統的方塊示意圖。請合併參照圖1及圖2。顯示器系統100包括顯示面板120、顯示驅動電路140以及電壓降估算電路180,但本發明不限於此。在本發明的其他實施例中,顯示器系統100更可包括阻值設定介面160以及電源電路190。2 is a block diagram of a display system according to an embodiment of the invention. Please refer to Figure 1 and Figure 2 together. The display system 100 includes a display panel 120, a display driving circuit 140, and a voltage drop estimation circuit 180, but the invention is not limited thereto. In other embodiments of the present invention, the display system 100 may further include a resistance setting interface 160 and a power circuit 190.

在本發明的一實施例中,顯示面板120可例如是有機發光二極體顯示面板,其電路架構可例如圖1的有機發光二極體顯示面板920的電路架構所示,但本發明不限於此,本發明並不對顯示面板120的電路架構加以限制。顯示面板120包括多條掃描線SL、多條資料線DL、多條電源走線PL以及畫素陣列PA。畫素陣列PA包括呈陣列式排列的多個畫素單元PX。每一個畫素單元PX的電源端PI透過電源走線PL耦接電源電壓ELVDD。電源走線PL本身具有阻抗,例如圖1的電阻R1(寄生電阻)所示。因此,當電流流經電源走線PL時,會在電源走線PL的各電阻R1的兩端產生電壓降。另外,關於顯示面板120的實施細節,可參酌上述圖1的相關說明,在此不再贅述。In an embodiment of the present invention, the display panel 120 may be, for example, an organic light emitting diode display panel, and the circuit architecture thereof may be as shown in the circuit structure of the organic light emitting diode display panel 920 of FIG. 1, but the present invention is not limited to Therefore, the invention does not limit the circuit structure of the display panel 120. The display panel 120 includes a plurality of scan lines SL, a plurality of data lines DL, a plurality of power traces PL, and a pixel array PA. The pixel array PA includes a plurality of pixel units PX arranged in an array. The power supply terminal PI of each pixel unit PX is coupled to the power supply voltage ELVDD through a power supply trace PL. The power supply trace PL itself has an impedance, such as the resistance R1 (parasitic resistance) shown in FIG. 1. Therefore, when a current flows through the power supply trace PL, a voltage drop is generated across each resistor R1 of the power supply trace PL. In addition, for the implementation details of the display panel 120, reference may be made to the related description of FIG. 1 described above, and details are not described herein again.

顯示驅動電路140耦接顯示面板120。顯示驅動電路140可產生多個掃描驅動電壓VSCAN至顯示面板120的此些掃描線SL。顯示驅動電路140接收多個資料驅動電壓VDATA,並將此些資料驅動電壓VDATA輸出至此些資料線DL,以分別驅動畫素陣列PA中此些畫素單元PX,其中資料驅動電壓VDATA可以是未經調整的資料驅動電壓或是調整後的資料驅動電壓,稍後會再詳細說明。The display driving circuit 140 is coupled to the display panel 120. The display driving circuit 140 can generate a plurality of scan driving voltages VSCAN to the scan lines SL of the display panel 120. The display driving circuit 140 receives a plurality of data driving voltages VDATA, and outputs the data driving voltages VDATA to the data lines DL to respectively drive the pixel units PX in the pixel array PA, where the data driving voltage VDATA may be The adjusted data driving voltage or the adjusted data driving voltage will be described in detail later.

電壓降估算電路180耦接顯示驅動電路140,且接收灰階畫面資料PDATA。電壓降估算電路180可將灰階畫面資料PDATA轉換為多個電流資料IDATA以及此些資料驅動電壓VDATA。電壓降估算電路180可根據此些畫素單元PX中的相鄰兩畫素單元之間的電源走線的寄生電阻值RVAL(即電阻R1的電阻值)及此些電流資料IDATA產生多個電壓降值VDRP。電壓降估算電路180可根據此些電壓降值VDRP調整此些資料驅動電壓VDATA中的至少部份資料驅動電壓。或者是,電壓降估算電路180可根據此些電壓降值VDRP補償此些畫素單元PX中的至少部份畫素單元的電源端PI的電壓,如此一來,資料驅動電壓VDATA可無須調整。或者是,電壓降估算電路180也可根據此些電壓降值VDRP調整此些資料驅動電壓VDATA中的至少部份資料驅動電壓以及補償此些畫素單元PX中的至少部份畫素單元的電源端PI的電壓。The voltage drop estimation circuit 180 is coupled to the display driving circuit 140, and receives gray-scale image data PDATA. The voltage drop estimation circuit 180 can convert the gray-scale picture data PDATA into a plurality of current data IDATA and the data driving voltage VDATA. The voltage drop estimation circuit 180 can generate a plurality of voltages according to the parasitic resistance value RVAL (that is, the resistance value of the resistor R1) of the power traces between two adjacent pixel units in the pixel units PX and the current data IDATA Decrease VDRP. The voltage drop estimation circuit 180 can adjust at least part of the data driving voltages in the data driving voltages VDATA according to the voltage drop values VDRP. Alternatively, the voltage drop estimation circuit 180 may compensate the voltage of the power terminal PI of at least some of the pixel units PX according to the voltage drop values VDRP, so that the data driving voltage VDATA may not need to be adjusted. Alternatively, the voltage drop estimation circuit 180 may also adjust at least part of the data drive voltages in the data drive voltages VDATA according to the voltage drop values VDRP and compensate the power supply of at least part of the pixel units in the pixel units PX The voltage at terminal PI.

更進一步來說,當畫素單元PX中的電晶體T2響應於掃描驅動電壓VSCAN而被導通時,資料驅動電壓VDATA可透過導通的電晶體T2傳輸至電晶體T1的控制端。根據電晶體的特性可知,電晶體T1的電流Id(即流入有機發光二極體LD的電流)與式(1)成正比,其中ELVDD’為電晶體T1的第一端的電壓(即畫素單元PX的電源端PI的電壓),且VTH為電晶體T1的臨界電壓(threshold voltage)。另外,有機發光二極體LD的亮度與電流Id成正比。因此,當電源走線PL因其寄生電阻而產生電壓降導致畫素單元PX的電源端PI的電壓降低時(即式(1)中的ELVDD’小於電源電壓ELVDD),根據所取得的畫素單元PX的電壓降值VDRP來調整畫素單元PX的資料驅動電壓VDATA或是調整電源電壓ELVDD以補償畫素單元PX的電源端PI的電壓ELVDD’,即可將有機發光二極體LD的亮度調整至正確的亮度。如此一來,可提高整體顯示畫面的亮度均勻度及色彩準確度。Furthermore, when the transistor T2 in the pixel unit PX is turned on in response to the scan driving voltage VSCAN, the data driving voltage VDATA can be transmitted to the control terminal of the transistor T1 through the turned on transistor T2. According to the characteristics of the transistor, the current Id of the transistor T1 (that is, the current flowing into the organic light-emitting diode LD) is proportional to the formula (1), where ELVDD′ is the voltage of the first end of the transistor T1 (that is, the pixel The voltage of the power supply terminal PI of the cell PX), and VTH is the threshold voltage of the transistor T1. In addition, the brightness of the organic light emitting diode LD is proportional to the current Id. Therefore, when the voltage drop of the power supply line PL due to its parasitic resistance causes the voltage of the power supply terminal PI of the pixel unit PX to decrease (that is, ELVDD' in equation (1) is less than the power supply voltage ELVDD), according to the obtained pixels The voltage drop value VDRP of the unit PX is used to adjust the data driving voltage VDATA of the pixel unit PX or the power supply voltage ELVDD to compensate the voltage ELVDD' of the power supply terminal PI of the pixel unit PX, so that the brightness of the organic light emitting diode LD Adjust to the correct brightness. In this way, the brightness uniformity and color accuracy of the overall display image can be improved.

Figure 02_image001
式(1)
Figure 02_image001
Formula 1)

在本發明的一實施例中,顯示驅動電路140可包括時序控制電路、資料線驅動電路、掃描線驅動電路,但本發明不限於此。時序控制電路、資料線驅動電路以及掃描線驅動電路可分別採用現有的時序控制電路、資料線驅動電路以及掃描線驅動電路來實現,且其實施細節及相關運作為本領域技術人員所熟知,故在此不再贅述。在本發明的一實施例中,電壓降估算電路180可採用處理器或微控制器來實現,但本發明並不以此為限。In an embodiment of the present invention, the display driving circuit 140 may include a timing control circuit, a data line driving circuit, and a scanning line driving circuit, but the present invention is not limited thereto. The timing control circuit, data line drive circuit and scan line drive circuit can be implemented by using the existing timing control circuit, data line drive circuit and scan line drive circuit respectively, and the implementation details and related operations are well known to those skilled in the art, so I will not repeat them here. In an embodiment of the invention, the voltage drop estimation circuit 180 may be implemented by a processor or a microcontroller, but the invention is not limited to this.

電源電路190耦接電壓降估算電路180以及顯示面板120,用以提供電源電壓ELVDD。特別是,電壓降估算電路180可透過電源電路190調整電源電壓ELVDD。在本發明的一實施例中,電源電路190可採用現有的電源轉換電路來實現,例如直流至直流轉換電路或是交流至直流轉換電路。The power circuit 190 is coupled to the voltage drop estimation circuit 180 and the display panel 120 to provide the power voltage ELVDD. In particular, the voltage drop estimation circuit 180 can adjust the power supply voltage ELVDD through the power supply circuit 190. In an embodiment of the present invention, the power circuit 190 can be implemented by using an existing power conversion circuit, such as a DC-DC conversion circuit or an AC-DC conversion circuit.

阻值設定介面160耦接電壓降估算電路180。阻值設定介面160可提供寄生電阻值RVAL(即電阻R1的電阻值)至電壓降估算電路180。電壓降估算電路180可將所接收到的寄生電阻值RVAL儲存在其內部的暫存器或記憶元件中。在本發明的一實施例中,阻值設定介面160可採用現有的信號傳輸介面來實現。The resistance setting interface 160 is coupled to the voltage drop estimation circuit 180. The resistance setting interface 160 can provide a parasitic resistance value RVAL (ie, the resistance value of the resistor R1) to the voltage drop estimation circuit 180. The voltage drop estimation circuit 180 may store the received parasitic resistance value RVAL in its internal register or memory element. In an embodiment of the invention, the resistance setting interface 160 can be implemented using an existing signal transmission interface.

在本發明的一實施例中,寄生電阻值RVAL也可預先燒錄在電壓降估算電路180的記憶元件中,如此一來,顯示器系統100則可省略設置阻值設定介面160。In an embodiment of the present invention, the parasitic resistance value RVAL may also be pre-programmed in the memory element of the voltage drop estimation circuit 180, so that the display system 100 may omit the setting of the resistance setting interface 160.

在本發明的一實施例中,寄生電阻值RVAL可在顯示面板120製造之後對其進行測試而取得。在取得寄生電阻值RVAL後,可以藉由阻值設定介面160將寄生電阻值RVAL輸入到電壓降估算電路180的暫存器或記憶元件中,以供電壓降估算電路180執行各種運算以產生此些電壓降值VDRP的使用。In an embodiment of the invention, the parasitic resistance value RVAL can be obtained by testing the display panel 120 after it is manufactured. After obtaining the parasitic resistance value RVAL, the parasitic resistance value RVAL can be input into the register or memory element of the voltage drop estimation circuit 180 through the resistance setting interface 160 for the voltage drop estimation circuit 180 to perform various operations to generate this The use of these voltage drop values VDRP.

在本發明的一實施例中,寄生電阻RVAL可以使用阻值估測裝置對顯示面板120進行測試而取得,其中阻值估測裝置可例如是光學儀器。藉由光學儀器量測顯示面板120的亮度值,可估算出此些畫素單元PX中的相鄰兩畫素單元之間的寄生電阻值RVAL,但本發明不限於此。舉例來說,光學儀器可以量測不同顯示畫面的顯示面板120的亮度差值。在本發明的一實施例中,根據此亮度差值,可於一查找表中查找出對應於此亮度差值的寄生電阻值RVAL。在本發明的另一實施例中,可根據此亮度差值,換算出對應於此亮度差值的寄生電阻值RVAL。在本發明的一實施例中,上述的查找表可例如是在顯示面板120製造之後對其進行測試而取得。In an embodiment of the invention, the parasitic resistance RVAL can be obtained by testing the display panel 120 using a resistance estimation device, where the resistance estimation device can be, for example, an optical instrument. By measuring the brightness value of the display panel 120 by optical instruments, the parasitic resistance value RVAL between two adjacent pixel units in these pixel units PX can be estimated, but the invention is not limited thereto. For example, the optical instrument can measure the brightness difference of the display panel 120 of different display images. In an embodiment of the present invention, according to the brightness difference, a parasitic resistance value RVAL corresponding to the brightness difference can be found in a look-up table. In another embodiment of the present invention, the parasitic resistance value RVAL corresponding to the brightness difference can be converted according to the brightness difference. In an embodiment of the invention, the above look-up table may be obtained by testing the display panel 120 after it is manufactured, for example.

在本發明的另一實施例中,顯示面板120中相鄰兩畫素單元之間的寄生電阻RVAL也可以藉由顯示面板製造廠商所提供的面板走線(即顯示面板120的電源走線PL)的資訊(例如長度、截面積或是線材等等),進行估算而取得。In another embodiment of the present invention, the parasitic resistance RVAL between two adjacent pixel units in the display panel 120 can also be provided by the panel trace provided by the display panel manufacturer (that is, the power trace PL of the display panel 120 ) Information (such as length, cross-sectional area or wire, etc.), estimated and obtained.

在本發明的又一實施例中,也可以藉由提供測試電壓至電源走線PL,並藉由量測電源走線PL的電流,以估測出相鄰兩畫素單元之間的寄生電阻值RVAL。In yet another embodiment of the present invention, it is also possible to estimate the parasitic resistance between two adjacent pixel units by providing a test voltage to the power supply line PL and measuring the current of the power supply line PL Value RVAL.

在本發明的又一實施例中,也可以藉由提供測試電流至電源走線PL,並藉由量測電源走線PL的電壓,以估測出相鄰兩畫素單元之間的寄生電阻值RVAL。圖3是依照本發明一實施例說明灰階畫面資料轉換為電流資料的示意圖。請合併參照圖2及圖3。為了便於說明,以下以顯示面板120的解析度為2160乘以1080,且灰階畫面資料PDATA包括(2160乘以1080)個灰階資料為範例進行說明,至於其他解析度以及具有其他數量的灰階資料之灰階畫面資料PDATA,則可根據以下說明而依此類推。In yet another embodiment of the present invention, it is also possible to estimate the parasitic resistance between two adjacent pixel units by providing a test current to the power supply line PL and measuring the voltage of the power supply line PL Value RVAL. FIG. 3 is a schematic diagram illustrating conversion of gray-scale image data into current data according to an embodiment of the invention. Please refer to Figure 2 and Figure 3 together. For ease of explanation, the following description uses the resolution of the display panel 120 as 2160 times 1080, and the grayscale image data PDATA includes (2160 times 1080) grayscale data as an example. As for other resolutions and other amounts of gray The grayscale picture data PDATA of the gradation data can be inferred according to the following description and so on.

首先,為了降低顯示驅動電路140的運算量,可讓顯示驅動電路140將灰階畫面資料PDATA劃分為多個資料區塊。舉例來說,如圖3所示,顯示驅動電路140沿著第一方向D1將灰階畫面資料PDATA劃分為M個區塊列,並沿著第二方向D2將灰階畫面資料PDATA劃分為N個區塊行,以形成(M乘以N)個資料區塊,其中第一方向D1與第二方向D2垂直,顯示面板120的此些電源走線PL沿著第一方向D1延伸,且M及N為大於一的整數。在本發明的一實施例中,第一方向D1可例如是掃描線SL在顯示面板120上的排列方向,且第二方向D2可例如是資料線DL在顯示面板120上的排列方向,但本發明不限於此。First, in order to reduce the calculation amount of the display driving circuit 140, the display driving circuit 140 can divide the gray-scale picture data PDATA into a plurality of data blocks. For example, as shown in FIG. 3, the display driving circuit 140 divides the grayscale screen data PDATA into M block rows along the first direction D1, and divides the grayscale screen data PDATA into N along the second direction D2 Rows of blocks to form (M times N) data blocks, where the first direction D1 is perpendicular to the second direction D2, the power traces PL of the display panel 120 extend along the first direction D1, and M And N is an integer greater than one. In an embodiment of the present invention, the first direction D1 may be, for example, the arrangement direction of the scanning lines SL on the display panel 120, and the second direction D2 may be, for example, the arrangement direction of the data lines DL on the display panel 120. The invention is not limited to this.

接著,顯示驅動電路140將此些資料區塊(即(M乘以N)個資料區塊)中的每一資料區塊轉換為此些電流資料IDATA的其中一者。更進一步來說,每一個資料區塊具有多個灰階資料。顯示驅動電路140可將各資料區塊中的此些灰階資料分別轉換為多個估測電流值,並將此些估測電流值進行平均運算或其他平滑化濾波(Smoothing Filter)處理以得到其中一筆電流資料。舉例來說,如圖3所示,資料區塊DB11 具有

Figure 02_image003
個灰階資料,其中此些灰階資料的灰階值例如包括128及64,但不限於此。顯示驅動電路140可透過轉換函數Gray2Curr,將資料區塊DB11 中的
Figure 02_image003
個灰階資料分別轉換為
Figure 02_image003
個估測電流值,並將
Figure 02_image003
個估測電流值進行平均運算以得到對應於資料區塊DB11 的電流資料I11 ,如式(2)所示,其中式(2)中的PDATA(k, s)表示資料區塊DB11 中的各灰階資料,而轉換函數Gray2Curr稍後會再詳細說明。依此類推,其餘資料區塊DBmn 的電流資料Imn 則如式(3)所示,其中式(3)中的PDATA(k, s)表示資料區塊DBmn 中的各灰階資料,m為小於或等於M的整數,且n為小於或等於N的整數。另外,此些電流資料IDATA可以矩陣的方式來表示,如式(4)所示。Then, the display driving circuit 140 converts each of the data blocks (ie, (M times N) data blocks) into one of the current data IDATA. Furthermore, each data block has multiple gray-scale data. The display driving circuit 140 can convert the gray-scale data in each data block into a plurality of estimated current values, and perform an average operation or other smoothing filter processing on the estimated current values to obtain One of the current data. For example, as shown in FIG. 3, the data block DB 11 has
Figure 02_image003
Grayscale data, wherein the grayscale values of the grayscale data include 128 and 64, but are not limited thereto. The display driving circuit 140 can convert the data block DB 11 through the conversion function Gray2Curr
Figure 02_image003
Grayscale data were converted into
Figure 02_image003
An estimated current value, and will
Figure 02_image003
The estimated current values are averaged to obtain the current data I 11 corresponding to the data block DB 11 , as shown in equation (2), where PDATA(k, s) in equation (2) represents the data block DB 11 Each grayscale data in the conversion function Gray2Curr will be explained in detail later. By analogy, the current data I mn of the remaining data blocks DB mn is shown in equation (3), where PDATA(k, s) in equation (3) represents each gray-scale data in the data block DB mn , m is an integer less than or equal to M, and n is an integer less than or equal to N. In addition, these current data IDATA can be expressed in matrix, as shown in equation (4).

Figure 02_image007
式(2)
Figure 02_image007
Formula (2)

Figure 02_image012
式(3)
Figure 02_image012
Formula (3)

Figure 02_image015
式(4)
Figure 02_image015
Formula (4)

在本發明的一實施例中,可透過顯示驅動電路140控制顯示面板120顯示特定灰階值的畫面,並量測顯示面板120的電源走線PL的總電流。然後將此總電流除以畫素單元PX的數量,以得到對應於此特定灰階值的估測電流值。舉例來說,可讓顯示面板120顯示灰階值255的畫面,再量測顯示面板120的電源走線PL的總電流,並將此總電流除以畫素單元PX的數量,即可得到對應於灰階值255的估測電流值。依此類推,藉由上述的測量方式,可得到對應於各種不同灰階值的估測電流值。或者是,以對應於灰階值255的估測電流值為基準,藉由亮度與電流成正比的關係,以及亮度與灰階值為伽瑪(gamma)2.2次方的關係,推算出對應於各種不同灰階值的估測電流值。如此一來,即可得到灰階值與估測電流值的關係如圖4的曲線CUR4所示。可以理解的是,圖4的曲線CUR4所表示的關係式即為灰階轉電流的轉換函數Gray2Curr。In an embodiment of the present invention, the display driving circuit 140 can be used to control the display panel 120 to display a screen with a specific gray level value, and the total current of the power traces PL of the display panel 120 can be measured. Then divide the total current by the number of pixel units PX to obtain an estimated current value corresponding to the specific gray level value. For example, the display panel 120 can display a screen with a gray scale value of 255, and then measure the total current of the power traces PL of the display panel 120, and divide the total current by the number of pixel units PX to obtain the corresponding An estimated current value at a gray scale value of 255. By analogy, the estimated current value corresponding to various gray levels can be obtained by the above-mentioned measurement method. Or, based on the estimated current value corresponding to the gray scale value of 255, the relationship between the brightness and the current is proportional to the relationship between the brightness and the gray scale value of the gamma (gamma) 2.2, to calculate the corresponding Estimated current values for various gray levels. In this way, the relationship between the gray scale value and the estimated current value can be obtained as shown in curve CUR4 of FIG. 4. It can be understood that the relationship represented by the curve CUR4 in FIG. 4 is the conversion function Gray2Curr of the gray-scale conversion current.

在取得每一個資料區塊的電流資料之後,顯示驅動電路140可對此些電流資料IDATA進行二維濾波以取得多個濾波後資料,且對此些濾波後資料與寄生電阻值RVAL進行乘法運算以取得分別對應於此些資料區塊的此些電壓降值VDRP,如式(5)所示,其中係數

Figure 02_image019
Figure 02_image021
、…、
Figure 02_image023
為二維濾波於第一方向D1的係數,而
Figure 02_image025
Figure 02_image027
、…、
Figure 02_image029
為二維濾波於第二方向D2的係數。After obtaining the current data of each data block, the display driving circuit 140 may perform two-dimensional filtering on the current data IDATA to obtain a plurality of filtered data, and multiply the filtered data and the parasitic resistance value RVAL To obtain the voltage drop values VDRP corresponding to the data blocks, as shown in equation (5), where the coefficient
Figure 02_image019
,
Figure 02_image021
,...,
Figure 02_image023
Is a coefficient that is two-dimensionally filtered in the first direction D1, and
Figure 02_image025
,
Figure 02_image027
,...,
Figure 02_image029
It is a coefficient that is two-dimensionally filtered in the second direction D2.

Figure 02_image031
式(5)
Figure 02_image031
Formula (5)

在此值得一提的是,若不對此些電流資料IDATA進行二維濾波,而是直接將此些電流資料IDATA與寄生電阻值RVAL進行乘法運算,以分別做為對應於此些資料區塊的此些電壓降值VDRP,則所得到的此些電壓降值VDRP的誤差會較大。舉例來說,圖5是依照本發明一實施例所繪示的顯示面板的等效二維電路模型的示意圖,其中V(x,y)表示各畫素單元PX的電源端PI的電壓,I(x,y)表示流至各畫素單元PX的電流,x為小於或等於1080的正整數,且y為小於或等於2160的正整數;而圖6A是依照本發明一實施例所繪示的測試用的灰階畫面示意圖。若使用電腦分析軟體MatLab,根據圖6A所示的灰階畫面的灰階資料來對圖5的顯示面板的等效二維電路模型進行模擬分析,則可得到各畫素單元PX的電源端PI的電壓如圖6B的曲面SUR1所示。相對地,若將圖6A所示的灰階畫面的灰階資料透過式(2)~式(4)所轉換出來的電流資料IDATA,再與寄生電阻值RVAL進行乘法運算所得到的各畫素單元PX的電源端PI的電壓,則如圖6C的曲面SUR2所示。由此可知,圖6C的曲面SUR2與圖6B的曲面SUR1之間存在極大的誤差。It is worth mentioning here that if two-dimensional filtering is not performed on these current data IDATA, the current data IDATA and the parasitic resistance value RVAL are multiplied directly to be used as the corresponding data blocks. For these voltage drop values VDRP, the errors of the obtained voltage drop values VDRP will be larger. For example, FIG. 5 is a schematic diagram of an equivalent two-dimensional circuit model of a display panel according to an embodiment of the invention, where V(x, y) represents the voltage of the power terminal PI of each pixel unit PX, I (x, y) represents the current flowing to each pixel unit PX, x is a positive integer less than or equal to 1080, and y is a positive integer less than or equal to 2160; and FIG. 6A is drawn according to an embodiment of the invention A schematic diagram of the grayscale screen used for the test. If the computer analysis software MatLab is used to simulate and analyze the equivalent two-dimensional circuit model of the display panel of FIG. 5 according to the gray scale data of the gray scale screen shown in FIG. 6A, the power supply terminal PI of each pixel unit PX can be obtained The voltage is shown in curve SUR1 of Fig. 6B. In contrast, if the gray scale data of the gray scale screen shown in FIG. 6A is converted into the current data IDATA by Equations (2) to (4), then each pixel obtained by multiplying the parasitic resistance value RVAL The voltage of the power supply terminal PI of the unit PX is shown in the curved surface SUR2 of FIG. 6C. It can be seen that there is a great error between the curved surface SUR2 of FIG. 6C and the curved surface SUR1 of FIG. 6B.

為了讓圖6C的曲面SUR2更加趨近於圖6B的曲面SUR1,在本發明的一實施例中,可使用電腦分析軟體MatLab,透過曲線擬合(curve fitting),自圖6B的曲面SUR1擷取出二維濾波於第一方向D1的係數

Figure 02_image019
Figure 02_image033
、…、
Figure 02_image023
以及於第二方向D2的係數
Figure 02_image025
Figure 02_image027
、…、
Figure 02_image029
。舉例來說,若M為8以及N為6,則二維濾波於第一方向D1的係數
Figure 02_image019
~
Figure 02_image034
如圖7A所示,而二維濾波於第二方向D2的係數
Figure 02_image025
~
Figure 02_image036
如圖7B所示。另外,圖6C的曲面SUR2在透過二維濾波之後所得到的曲面則如圖6D的曲面SUR3所示。圖6D的曲面SUR3相較於圖6C的曲面SUR2更加趨近於圖6B的曲面SUR1。In order to make the curved surface SUR2 of FIG. 6C more similar to the curved surface SUR1 of FIG. 6B, in one embodiment of the present invention, the computer analysis software MatLab can be used to extract from the curved surface SUR1 of FIG. 6B through curve fitting Coefficient of two-dimensional filtering in the first direction D1
Figure 02_image019
,
Figure 02_image033
,...,
Figure 02_image023
And the coefficient in the second direction D2
Figure 02_image025
,
Figure 02_image027
,...,
Figure 02_image029
. For example, if M is 8 and N is 6, the coefficients of the two-dimensional filtering in the first direction D1
Figure 02_image019
~
Figure 02_image034
As shown in FIG. 7A, the coefficients that are two-dimensionally filtered in the second direction D2
Figure 02_image025
~
Figure 02_image036
As shown in Figure 7B. In addition, the curved surface SUR2 of FIG. 6C obtained through the two-dimensional filtering is as shown in the curved surface SUR3 of FIG. 6D. The curved surface SUR3 of FIG. 6D is closer to the curved surface SUR1 of FIG. 6B than the curved surface SUR2 of FIG. 6C.

請再參照圖2及圖3。在透過式(5)得到對應於此些資料區塊的此些電壓降值VDRP之後,顯示驅動電路140可選擇M個區塊列的其中一個區塊列以做為校正區塊列,且以對應於此校正區塊列的此些電壓降值為基準,調整對應於M個區塊列中的各其他區塊列的資料驅動電壓,或調整電源電壓ELVDD以補償對應於M個區塊列中的各其他區塊列的此些畫素單元的電源端的電壓。如此一來,可讓調整後的其他區塊列的亮度與校正區塊列的亮度一致,其中校正區塊列的選擇可依實際應用或設計需求來決定。Please refer to Figure 2 and Figure 3 again. After obtaining the voltage drop values VDRP corresponding to the data blocks through equation (5), the display driving circuit 140 may select one of the M block rows as the correction block row, and The voltage drop values corresponding to the correction block row are the reference, adjust the data driving voltage corresponding to each other block row in the M block row, or adjust the power supply voltage ELVDD to compensate for the corresponding M block row The voltages at the power terminals of the pixel units in each other block row in. In this way, the brightness of the adjusted other block rows can be made to be the same as the brightness of the corrected block row. The selection of the corrected block row can be determined according to actual application or design requirements.

舉例來說,假設顯示驅動電路140選擇M個區塊列中的第一個區塊列RDB_1為校正區塊列,則顯示驅動電路140是以對應於第一個區塊列RDB_1的此些電壓降值為基準,調整例如對應於M個區塊列中的中間區塊列RDB_C的資料驅動電壓或調整電源電壓ELVDD以補償對應於中間區塊列RDB_C的所有畫素單元的電源端的電壓。於此情況下,顯示驅動電路140可計算中間區塊列RDB_C的第一個資料區塊DBC1 的電壓降值與第一個區塊列RDB_1的第一個資料區塊DB11 的電壓降值兩者之間的差值,並根據此差值來調整對應於資料區塊DBC1 的所有資料驅動電壓,或根據此差值來調整電源電壓ELVDD以補償對應於資料區塊DBC1 的所有畫素單元的電源端的電壓。同樣地,顯示驅動電路140可計算中間區塊列RDB_C的第二個資料區塊DBC2 的電壓降值與第一個區塊列RDB_1的第二個資料區塊DB12 的電壓降值兩者之間的差值,並根據此差值來調整對應於資料區塊DBC2 的所有資料驅動電壓,或根據此差值來調整電源電壓ELVDD以補償對應於資料區塊DBC2 的所有畫素單元的電源端的電壓。至於中間區塊列RDB_C中的其餘資料區塊的調整方式則可依此類推。另外,顯示驅動電路140以對應於第一個區塊列RDB_1的此些電壓降值為基準,調整其他區塊列的資料驅動電壓或補償其電源端的電壓的方式也可依此類推。For example, if the display driving circuit 140 selects the first block row RDB_1 among the M block rows as the correction block row, the display driving circuit 140 uses the voltages corresponding to the first block row RDB_1 The drop value is a reference, for example, adjusting the data driving voltage corresponding to the middle block row RDB_C in the M block rows or adjusting the power supply voltage ELVDD to compensate the voltage of the power supply terminals of all the pixel units corresponding to the middle block row RDB_C. In this case, the display driving circuit 140 can calculate the voltage drop value of the first data block DB C1 of the middle block row RDB_C and the voltage drop value of the first data block DB 11 of the first block row RDB_1 The difference between the two, and adjust all data driving voltages corresponding to the data block DB C1 according to the difference, or adjust the power supply voltage ELVDD according to the difference to compensate all the pictures corresponding to the data block DB C1 The voltage of the power supply terminal of the element unit. Similarly, the display driving circuit 140 can calculate both the voltage drop value of the second data block DB C2 of the middle block row RDB_C and the voltage drop value of the second data block DB 12 of the first block row RDB_1 The difference between them, and adjust all the data driving voltages corresponding to the data block DB C2 according to the difference, or adjust the power supply voltage ELVDD according to the difference to compensate all the pixel units corresponding to the data block DB C2 Voltage on the power supply side. The adjustment method of the remaining data blocks in the middle block row RDB_C can be deduced by analogy. In addition, the display driving circuit 140 uses the voltage drop values corresponding to the first block row RDB_1 as a reference, and the method of adjusting the data driving voltage of the other block row or compensating the voltage of the power supply terminal can also be deduced by analogy.

類似地,若顯示驅動電路140選擇M個區塊列中的中間區塊列RDB_C為校正區塊列,則顯示驅動電路140是以對應於中間區塊列RDB_C的此些電壓降值為基準,調整例如對應於M個區塊列中的第一個區塊列RDB_1的資料驅動電壓或調整電源電壓ELVDD以補償對應於第一個區塊列RDB_1的所有畫素單元的電源端的電壓。於此情況下,顯示驅動電路140可計算第一個區塊列RDB_1的第一個資料區塊DB11 的電壓降值與中間區塊列RDB_C的第一個資料區塊DBC1 的電壓降值兩者之間的差值,並根據此差值來調整對應於資料區塊DB11 的所有資料驅動電壓,或根據此差值來調整電源電壓ELVDD以補償對應於資料區塊DB11 的所有畫素單元的電源端的電壓。同樣地,顯示驅動電路140可計算第一個區塊列RDB_1的第二個資料區塊DB12 的電壓降值與中間區塊列RDB_C的第二個資料區塊DBC2 的電壓降值兩者之間的差值,並根據此差值來調整對應於資料區塊DB12 的所有資料驅動電壓,或根據此差值來調整電源電壓ELVDD以補償對應於資料區塊DB12 的所有畫素單元的電源端的電壓。其餘可依此類推。Similarly, if the display driving circuit 140 selects the middle block row RDB_C among the M block rows as the correction block row, the display drive circuit 140 is based on the voltage drop values corresponding to the middle block row RDB_C, For example, the data driving voltage corresponding to the first block row RDB_1 in the M block rows is adjusted or the power supply voltage ELVDD is adjusted to compensate the voltages of the power supply terminals of all the pixel units corresponding to the first block row RDB_1. In this case, the display driving circuit 140 can calculate the voltage drop value of the first data block DB 11 of the first block row RDB_1 and the voltage drop value of the first data block DB C1 of the middle block row RDB_C The difference between the two, and adjust all data driving voltages corresponding to the data block DB 11 according to the difference, or adjust the power supply voltage ELVDD according to the difference to compensate for all pictures corresponding to the data block DB 11 The voltage of the power supply terminal of the element unit. Similarly, the display driving circuit 140 can calculate both the voltage drop value of the second data block DB 12 of the first block row RDB_1 and the voltage drop value of the second data block DB C2 of the middle block row RDB_C The difference between them, and adjust all data driving voltages corresponding to the data block DB 12 according to the difference, or adjust the power supply voltage ELVDD according to the difference to compensate all pixel units corresponding to the data block DB 12 The voltage on the power supply side. The rest can be deduced by analogy.

附帶一提的是,上述實施例是以資料區塊為單位來改善顯示畫面的亮度均勻度及色彩準確度,但本發明不限於此。在本發明的其他實施例中,若顯示驅動電路140的運算能力足夠,也可以畫素單元PX為單位來改善顯示畫面的亮度均勻度及色彩準確度,以大大地提高顯示畫面的亮度均勻度及色彩準確度。Incidentally, the above embodiment uses the data block as a unit to improve the brightness uniformity and color accuracy of the display image, but the present invention is not limited to this. In other embodiments of the present invention, if the computing power of the display driving circuit 140 is sufficient, the pixel unit PX can also be used as a unit to improve the brightness uniformity and color accuracy of the display screen to greatly improve the brightness uniformity of the display screen And color accuracy.

圖8是依照本發明一實施例所繪示的顯示畫面補償方法的步驟流程圖,可用於圖2的顯示系統100。請同時參照圖2與圖8,本範例實施例的顯示畫面補償方法包括如下步驟。首先,在步驟S800中,設定此些畫素單元PX中的相鄰兩畫素單元之間的電源走線的寄生電阻值RVAL。接著,在步驟S810中,將灰階畫面資料PDATA轉換為多個資料驅動電壓VDATA。然後,在步驟S820中,將灰階畫面資料PDATA轉換為多個電流資料IDATA。接著,在步驟S830中,根據寄生電阻值RVAL及此些電流資料IDATA產生多個電壓降值VDRP。之後,在步驟S840中,根據此些電壓降值VDRP調整至少部份此些資料驅動電壓VDATA或補償至少部份此些畫素單元PX的電源端PI的電壓,並據以驅動此些畫素單元PX。FIG. 8 is a flowchart of steps of a method for compensating a display screen according to an embodiment of the invention, which can be used in the display system 100 of FIG. Please refer to FIG. 2 and FIG. 8 at the same time. The display image compensation method in this exemplary embodiment includes the following steps. First, in step S800, the parasitic resistance value RVAL of the power traces between two adjacent pixel units in these pixel units PX is set. Next, in step S810, the gray-scale picture data PDATA is converted into a plurality of data driving voltages VDATA. Then, in step S820, the gray-scale picture data PDATA is converted into a plurality of current data IDATA. Next, in step S830, a plurality of voltage drop values VDRP are generated according to the parasitic resistance value RVAL and the current data IDATA. Afterwards, in step S840, at least part of the data driving voltage VDATA is adjusted or compensated for the voltage of the power terminal PI of at least part of the pixel units PX according to the voltage drop values VDRP, and the pixels are driven accordingly Unit PX.

另外,本發明的實施例的顯示畫面補償方法可以由圖1至圖7B實施例之敘述中獲致足夠的教示、建議與實施說明,因此不再贅述。In addition, the display picture compensation method of the embodiment of the present invention can obtain sufficient teaching, suggestions, and implementation descriptions from the description of the embodiments of FIG. 1 to FIG. 7B, and thus will not be repeated.

綜上所述,本發明實施例所提出的顯示器系統及其顯示畫面補償方法,可根據電源走線的阻抗值以及所接收到的灰階畫面資料,計算出電源電壓與各畫素單元的電源端之間的電壓降值,並根據電壓降值調整至少部份畫素單元的資料驅動電壓或補償至少部份畫素單元的電源端的電壓,以提高顯示畫面的亮度均勻度及色彩準確度。In summary, the display system and the display screen compensation method proposed in the embodiments of the present invention can calculate the power supply voltage and the power of each pixel unit according to the impedance value of the power supply trace and the gray scale screen data received The voltage drop value between the terminals, and adjust the data driving voltage of at least some pixel units or compensate the voltage of the power supply terminal of at least some pixel units according to the voltage drop value to improve the brightness uniformity and color accuracy of the displayed image.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed as above with examples, it is not intended to limit the present invention. Any person with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the present invention. The scope of protection of the present invention shall be subject to the scope defined in the appended patent application.

100:顯示器系統120:顯示面板140:顯示驅動電路160:阻值設定介面180:電壓降估算電路190:電源電路920:有機發光二極體顯示面板C1:電容CUR4:曲線D1:第一方向D2:第二方向DB11、DB12、DBC1、DBC2:資料區塊DL:資料線IDATA:電流資料Id:電流LD:有機發光二極體PA:畫素陣列PD:畫素驅動電路PDATA:灰階畫面資料PI:電源端PL:電源走線PX:畫素單元R1:電阻RDB_1:第一個區塊列RDB_C:中間區塊列RVAL:寄生電阻值S800、S810、S820、S830、S840:步驟SL:掃描線SUR1、SUR2、SUR3:曲面T1、T2:電晶體VDATA:資料驅動電壓ELVDD:電源電壓VDRP:電壓降值VSCAN:掃描驅動電壓VSS:參考電壓

Figure 02_image019
~
Figure 02_image038
Figure 02_image025
~
Figure 02_image039
:係數100: display system 120: display panel 140: display drive circuit 160: resistance setting interface 180: voltage drop estimation circuit 190: power supply circuit 920: organic light-emitting diode display panel C1: capacitor CUR4: curve D1: first direction D2 : Second direction DB 11 , DB 12 , DB C1 , DB C2 : Data block DL: Data line IDATA: Current data Id: Current LD: Organic light-emitting diode PA: Pixel array PD: Pixel drive circuit PDATA: Gray scale picture data PI: power supply terminal PL: power supply trace PX: pixel unit R1: resistance RDB_1: first block row RDB_C: middle block row RVAL: parasitic resistance values S800, S810, S820, S830, S840: Step SL: Scanning lines SUR1, SUR2, SUR3: Curved surfaces T1, T2: Transistor VDATA: Data drive voltage ELVDD: Power supply voltage VDRP: Voltage drop VSCAN: Scan drive voltage VSS: Reference voltage
Figure 02_image019
~
Figure 02_image038
,
Figure 02_image025
~
Figure 02_image039
:coefficient

下面的所附圖式是本發明的說明書的一部分,繪示了本發明的示例實施例,所附圖式與說明書的描述一起說明本發明的原理。 圖1為現有的有機發光二極體顯示面板的局部等效電路示意圖。 圖2是依照本發明一實施例所繪示的顯示器系統的方塊示意圖。 圖3是依照本發明一實施例說明灰階畫面資料轉換為電流資料的示意圖。 圖4是依照本發明一實施例所繪示的灰階值與估測電流值的關係示意圖。 圖5是依照本發明一實施例所繪示的顯示面板的等效二維電路模型的示意圖。 圖6A是依照本發明一實施例所繪示的測試用的灰階畫面示意圖。 圖6B是依照本發明一實施例所繪示的透過模擬分析所得到的各畫素單元的電源端的電壓的示意圖。 圖6C是依照本發明一實施例所繪示的透過運算所得到的各畫素單元的電源端的電壓的示意圖。 圖6D是依照本發明另一實施例所繪示的透過運算所得到的各畫素單元的電源端的電壓的示意圖。 圖7A是依照本發明一實施例所繪示的二維濾波於第一方向的係數的示意圖。 圖7B是依照本發明一實施例所繪示的二維濾波於第二方向的係數的示意圖。 圖8是依照本發明一實施例所繪示的顯示畫面補償方法的步驟流程圖。The following drawings are part of the description of the present invention, and illustrate exemplary embodiments of the present invention. The drawings together with the description of the description illustrate the principle of the present invention. FIG. 1 is a partial equivalent circuit diagram of a conventional organic light-emitting diode display panel. 2 is a block diagram of a display system according to an embodiment of the invention. FIG. 3 is a schematic diagram illustrating conversion of gray-scale image data into current data according to an embodiment of the invention. FIG. 4 is a schematic diagram illustrating the relationship between the gray scale value and the estimated current value according to an embodiment of the invention. 5 is a schematic diagram of an equivalent two-dimensional circuit model of a display panel according to an embodiment of the invention. 6A is a schematic diagram of a grayscale screen for testing according to an embodiment of the invention. FIG. 6B is a schematic diagram of the voltages of the power terminals of each pixel unit obtained by simulation analysis according to an embodiment of the invention. 6C is a schematic diagram of the voltages of the power terminals of each pixel unit obtained by calculation according to an embodiment of the invention. FIG. 6D is a schematic diagram of the voltage of the power supply terminal of each pixel unit obtained by calculation according to another embodiment of the invention. 7A is a schematic diagram illustrating coefficients of two-dimensional filtering in a first direction according to an embodiment of the invention. 7B is a schematic diagram illustrating the coefficients of the two-dimensional filtering in the second direction according to an embodiment of the invention. FIG. 8 is a flow chart of the steps of the display image compensation method according to an embodiment of the invention.

100:顯示器系統 100: display system

120:顯示面板 120: display panel

140:顯示驅動電路 140: Display drive circuit

160:阻值設定介面 160: Resistance setting interface

180:電壓降估算電路 180: Voltage drop estimation circuit

190:電源電路 190: Power circuit

D1:第一方向 D1: First direction

D2:第二方向 D2: Second direction

DL:資料線 DL: data cable

ELVDD:電源電壓 ELVDD: power supply voltage

IDATA:電流資料 IDATA: current data

PA:畫素陣列 PA: pixel array

PDATA:灰階畫面資料 PDATA: Grayscale picture data

PL:電源走線 PL: power wiring

PX:畫素單元 PX: pixel unit

RVAL:寄生電阻值 RVAL: Parasitic resistance value

SL:掃描線 SL: Scan line

VDATA:資料驅動電壓 VDATA: data drive voltage

VDRP:電壓降值 VDRP: voltage drop value

VSCAN:掃描驅動電壓 VSCAN: Scan drive voltage

Claims (15)

一種顯示器系統,包括: 一顯示面板,包括多條電源走線以及多個畫素單元,其中該些畫素單元中的每一者的一電源端透過該些電源走線的其中一者耦接一電源電壓; 一顯示驅動電路,耦接該顯示面板,用以接收多個資料驅動電壓,以分別驅動該些畫素單元;以及 一電壓降估算電路,耦接該顯示驅動電路,且接收一灰階畫面資料, 其中該電壓降估算電路將該灰階畫面資料轉換為多個電流資料及該些資料驅動電壓,且根據該些畫素單元中的相鄰兩畫素單元之間的電源走線的一寄生電阻值及該些電流資料產生多個電壓降值, 其中該電壓降估算電路根據該些電壓降值調整至少部份該些資料驅動電壓或補償至少部份該些畫素單元的該電源端的電壓。A display system includes: a display panel including a plurality of power traces and a plurality of pixel units, wherein a power terminal of each of the pixel units is coupled through one of the power traces A power supply voltage; a display drive circuit, coupled to the display panel, for receiving a plurality of data drive voltages to drive the pixel units; and a voltage drop estimation circuit, coupled to the display drive circuit, and receiving a Gray scale picture data, wherein the voltage drop estimation circuit converts the gray scale picture data into a plurality of current data and the data driving voltages, and according to the power supply between two adjacent pixel units in the pixel units A parasitic resistance value of the line and the current data generate a plurality of voltage drop values, wherein the voltage drop estimation circuit adjusts at least part of the data driving voltages or compensates at least part of the pixel units according to the voltage drop values The voltage at this power supply. 如申請專利範圍第1項所述的顯示器系統,更包括: 一阻值設定介面,耦接該電壓降估算電路,其中該阻值設定介面用以提供該寄生電阻值至該電壓降估算電路。The display system as described in item 1 of the patent application scope further includes: a resistance setting interface coupled to the voltage drop estimation circuit, wherein the resistance setting interface is used to provide the parasitic resistance value to the voltage drop estimation circuit. 如申請專利範圍第1項所述的顯示器系統,其中該電壓降估算電路將該灰階畫面資料劃分為多個資料區塊,並將該些資料區塊中的每一者轉換為該些電流資料的其中一者。The display system as described in item 1 of the patent application scope, wherein the voltage drop estimation circuit divides the gray-scale picture data into a plurality of data blocks, and converts each of the data blocks into the currents One of the information. 如申請專利範圍第3項所述的顯示器系統,其中該些資料區塊的每一者具有多個灰階資料,該電壓降估算電路將該些灰階資料分別轉換為多個估測電流值,並將該些估測電流值進行平均運算或平滑化濾波處理以得到該些電流資料的其中一者。The display system as described in item 3 of the patent application scope, wherein each of the data blocks has a plurality of gray-scale data, and the voltage drop estimation circuit converts the gray-scale data into a plurality of estimated current values, respectively And performing an average operation or smoothing filtering on the estimated current values to obtain one of the current data. 如申請專利範圍第3項所述的顯示器系統,其中該電壓降估算電路對該些電流資料進行二維濾波以取得多個濾波後資料,且對該些濾波後資料與該寄生電阻值進行乘法運算以取得分別對應於該些資料區塊的該些電壓降值。The display system as described in item 3 of the patent application scope, wherein the voltage drop estimation circuit performs two-dimensional filtering on the current data to obtain a plurality of filtered data, and multiplies the filtered data with the parasitic resistance value The operation is to obtain the voltage drop values corresponding to the data blocks, respectively. 如申請專利範圍第3項所述的顯示器系統,其中: 該電壓降估算電路沿著一第一方向將該灰階畫面資料劃分為多個區塊列,且沿著一第二方向將該灰階畫面資料劃分為多個區塊行,以形成該些資料區塊,其中該第一方向與該第二方向垂直,且該些電源走線中的每一者沿著該第一方向延伸, 其中該電壓降估算電路選擇該些區塊列的其中一區塊列做為一校正區塊列,且以對應於該校正區塊列的該些電壓降值為基準,調整對應於該些區塊列中的各其他區塊列的該些資料驅動電壓,或調整該電源電壓以補償對應於該些區塊列中的各其他區塊列的該些畫素單元的該電源端的電壓。The display system according to item 3 of the patent application scope, wherein: the voltage drop estimation circuit divides the gray-scale picture data into a plurality of block rows along a first direction, and the gray The hierarchical picture data is divided into a plurality of block rows to form the data blocks, wherein the first direction is perpendicular to the second direction, and each of the power traces extends along the first direction, The voltage drop estimation circuit selects one of the block rows as a correction block row, and adjusts the area corresponding to the blocks based on the voltage drop values corresponding to the correction block row The data driving voltages of the other block rows in the block row, or the power supply voltage is adjusted to compensate for the voltages of the power supply terminals of the pixel units corresponding to the other block rows in the block rows. 如申請專利範圍第1項所述的顯示器系統,其中該顯示驅動電路接收調整後的該些資料驅動電壓,並根據調整後的該些資料驅動電壓及多個掃瞄驅動電壓以分別驅動該些畫素單元。The display system as described in item 1 of the patent application scope, wherein the display driving circuit receives the adjusted data driving voltages, and drives the respective data driving voltages and the plurality of scanning driving voltages according to the adjusted data driving voltages Pixel unit. 一種顯示畫面補償方法,用於一顯示器系統的一顯示面板,該顯示面板具有多條電源走線以及多個畫素單元,該些畫素單元中的每一者的一電源端透過該些電源走線的其中一者耦接一電源電壓,該顯示畫面補償方法包括: 設定該些畫素單元中的相鄰兩畫素單元之間的電源走線的一寄生電阻值; 將一灰階畫面資料轉換為多個電流資料及多個資料驅動電壓; 根據該寄生電阻值及該些電流資料產生多個電壓降值;以及 根據該些電壓降值調整至少部份該些資料驅動電壓或補償至少部份該些畫素單元的該電源端的電壓,並據以驅動該些畫素單元。A display picture compensation method for a display panel of a display system, the display panel having a plurality of power traces and a plurality of pixel units, a power terminal of each of the pixel units passes through the power supplies One of the traces is coupled to a power supply voltage, and the display picture compensation method includes: setting a parasitic resistance value of the power supply trace between two adjacent pixel units in the pixel units; placing a gray scale screen Converting the data into multiple current data and multiple data driving voltages; generating multiple voltage drop values according to the parasitic resistance value and the current data; and adjusting at least part of the data driving voltages or compensating at least part of the data according to the voltage drop values Part of the voltages of the power terminals of the pixel units, and accordingly driving the pixel units. 如申請專利範圍第8項所述的顯示畫面補償方法,更包括: 偵測該顯示面板的亮度差異值;以及 根據該亮度差異值估測該寄生電阻值。The display picture compensation method described in item 8 of the patent application scope further includes: detecting a brightness difference value of the display panel; and estimating the parasitic resistance value based on the brightness difference value. 如申請專利範圍第8項所述的顯示畫面補償方法,更包括: 根據該顯示面板的該些電源走線的資訊估測該寄生電阻值。The display picture compensation method described in item 8 of the patent application scope further includes: estimating the parasitic resistance value according to the information of the power traces of the display panel. 如申請專利範圍第8項所述的顯示畫面補償方法,其中所述將該灰階畫面資料轉換為該些電流資料的步驟包括: 將該灰階畫面資料劃分為多個資料區塊;以及 將該些資料區塊中的每一者轉換為該些電流資料的其中一者。The display picture compensation method as described in item 8 of the patent application scope, wherein the step of converting the gray-scale picture data into the current data includes: dividing the gray-scale picture data into a plurality of data blocks; and Each of the data blocks is converted to one of the current data. 如申請專利範圍第11項所述的顯示畫面補償方法,其中該些資料區塊的每一者具有多個灰階資料,所述將該些資料區塊中的每一者轉換為該些電流資料的其中一者的步驟包括: 將該些灰階資料分別轉換為多個估測電流值;以及 將該些估測電流值進行平均運算或平滑化濾波處理以得到該些電流資料的其中一者。The display screen compensation method as described in item 11 of the patent application scope, wherein each of the data blocks has a plurality of gray-scale data, and the conversion of each of the data blocks into the currents The steps of one of the data include: converting the gray-scale data into a plurality of estimated current values; and performing an average operation or smoothing filtering on the estimated current values to obtain one of the current data By. 如申請專利範圍第11項所述的顯示畫面補償方法,其中所述根據該寄生電阻值及該些電流資料產生該些電壓降值的步驟包括: 對該些電流資料進行二維濾波以取得多個濾波後資料;以及 對該些濾波後資料與該寄生電阻值進行乘法運算以取得分別對應於該些資料區塊的該些電壓降值。The display screen compensation method as described in item 11 of the patent application scope, wherein the step of generating the voltage drop values based on the parasitic resistance value and the current data includes: performing two-dimensional filtering on the current data to obtain multiple Filtered data; and multiplying the filtered data and the parasitic resistance value to obtain the voltage drop values corresponding to the data blocks, respectively. 如申請專利範圍第11項所述的顯示畫面補償方法, 其中所述將該灰階畫面資料劃分為該些資料區塊的步驟包括:       沿著一第一方向將該灰階畫面資料劃分為多個區塊列,且沿著一第二方向將該灰階畫面資料劃分為多個區塊行,以形成該些資料區塊,其中該第一方向與該第二方向垂直,且該些電源走線中的每一者沿著該第一方向延伸, 其中所述根據該些電壓降值調整至少部份該些資料驅動電壓或補償至少部份該些畫素單元的該電源端的電壓的步驟包括:       選擇該些區塊列的其中一區塊列做為一校正區塊列;以及       以對應於該校正區塊列的該些電壓降值為基準,調整對應於該些區塊列中的各其他區塊列的該些資料驅動電壓,或調整該電源電壓以補償對應於該些區塊列中的各其他區塊列的該些畫素單元的該電源端的電壓。The display picture compensation method as described in item 11 of the patent application scope, wherein the step of dividing the gray-scale picture data into the data blocks includes: dividing the gray-scale picture data into multiple along a first direction A row of blocks, and dividing the grayscale image data into a plurality of block rows along a second direction to form the data blocks, wherein the first direction is perpendicular to the second direction, and the power supplies Each of the traces extends along the first direction, wherein the step of adjusting at least part of the data driving voltages or compensating at least part of the voltages of the power terminals of the pixel units according to the voltage drop values Including: selecting one of the block rows as a correction block row; and using the voltage drop values corresponding to the correction block row as a reference to adjust the corresponding ones in the block row The data driving voltage of each other block row, or the power supply voltage is adjusted to compensate the voltage of the power supply terminal of the pixel units corresponding to each other block row in the block rows. 如申請專利範圍第8項所述的顯示畫面補償方法,其中所述驅動該些畫素單元的步驟包括: 根據調整後的該些資料驅動電壓以及多個掃瞄驅動電壓分別驅動該些畫素單元。The display picture compensation method as described in item 8 of the patent application range, wherein the step of driving the pixel units includes: driving the pixels according to the adjusted data driving voltages and scanning driving voltages, respectively unit.
TW107135653A 2018-10-09 2018-10-09 Display system and display frame compensation method thererof TWI689912B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW107135653A TWI689912B (en) 2018-10-09 2018-10-09 Display system and display frame compensation method thererof
CN201910022462.6A CN111028784A (en) 2018-10-09 2019-01-10 Display system and display picture compensation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW107135653A TWI689912B (en) 2018-10-09 2018-10-09 Display system and display frame compensation method thererof

Publications (2)

Publication Number Publication Date
TWI689912B TWI689912B (en) 2020-04-01
TW202015031A true TW202015031A (en) 2020-04-16

Family

ID=70199468

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107135653A TWI689912B (en) 2018-10-09 2018-10-09 Display system and display frame compensation method thererof

Country Status (2)

Country Link
CN (1) CN111028784A (en)
TW (1) TWI689912B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11495177B2 (en) * 2020-07-12 2022-11-08 Novatek Microelectronics Corp. Image processing circuit and method for compensating for IR drop on display panel
CN113409727B (en) * 2021-05-19 2023-01-31 Oppo广东移动通信有限公司 Pixel driving circuit, display panel, control method of display panel and display device
CN113554984B (en) * 2021-09-18 2022-10-21 苇创微电子(上海)有限公司 Global statistical calibration method for IR-Drop of display
CN113808538B (en) * 2021-09-22 2023-06-06 昆山国显光电有限公司 Display panel, driving method and driving device thereof and display device
CN113948048B (en) * 2021-09-28 2022-08-23 惠科股份有限公司 Crosstalk compensation method, crosstalk compensation circuit, display panel and display
CN116508093A (en) * 2021-11-26 2023-07-28 京东方科技集团股份有限公司 Driving circuit of display panel, driving method of driving circuit and display device
CN115985252B (en) * 2022-11-30 2024-03-26 惠科股份有限公司 Organic light emitting diode display panel, driving method thereof and display device

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5230807B2 (en) * 2009-05-25 2013-07-10 パナソニック株式会社 Image display device
KR101894768B1 (en) * 2011-03-14 2018-09-06 삼성디스플레이 주식회사 An active matrix display and a driving method therof
US9595225B2 (en) * 2011-12-20 2017-03-14 Joled Inc. Display device and method of driving the same
CN103226931B (en) * 2013-04-27 2015-09-09 京东方科技集团股份有限公司 Image element circuit and organic light emitting display
CN104036722B (en) * 2014-05-16 2016-03-23 京东方科技集团股份有限公司 Pixel unit drive circuit and driving method, display device
KR102231363B1 (en) * 2014-10-22 2021-03-25 삼성디스플레이 주식회사 Data compensating apparatus and organic light emitting display device having the same
KR20160074762A (en) * 2014-12-18 2016-06-29 삼성디스플레이 주식회사 electroluminescent display device of adaptive voltage control and method of driving electroluminescent display device
KR20160100428A (en) * 2015-02-13 2016-08-24 삼성디스플레이 주식회사 Voltage drop compensating device and display device having the same
KR102422053B1 (en) * 2015-04-17 2022-07-19 삼성디스플레이 주식회사 Data compensation device and display device including the same
CN104867455B (en) * 2015-06-16 2017-05-03 深圳市华星光电技术有限公司 System and method for compensating AMOLED voltage drop

Also Published As

Publication number Publication date
TWI689912B (en) 2020-04-01
CN111028784A (en) 2020-04-17

Similar Documents

Publication Publication Date Title
TWI689912B (en) Display system and display frame compensation method thererof
CN109599060B (en) Pixel compensation method, pixel compensation system and display device
CN108877657B (en) Brightness compensation method and device and display device
KR101961424B1 (en) Display device and driving method of the same
WO2022001321A1 (en) Gamma debugging method and gamma debugging device
US9947273B2 (en) Voltage drop compensation method, voltage drop compensation device, and display device
CN102231260B (en) Active matrix electroluminescent display with data adjustment in response to power line voltage drop
WO2018214258A1 (en) Ovss voltage drop compensation method and pixel driving circuit of oled display device
US8106930B2 (en) Image display system and method for eliminating mura defects
KR101065406B1 (en) Display device, video signal correction system, and video signal correction method
WO2016201735A1 (en) System and method for compensating amoled voltage drop
US11410614B2 (en) System and method for loading image correction data for displays
US20090207106A1 (en) Organic el display module and manufacturing method of the same
KR20190029833A (en) Display apparatus and data compensating method thereof
KR20100046500A (en) Organic light emitting device, and apparatus and method of generating modification information therefor
KR20100038394A (en) Display device
US20180090062A1 (en) Display device
JP2009258302A (en) Unevenness correction data obtaining method of organic el display device, organic el display device, and its manufacturing method
JP2012507041A (en) Electroluminescent display compensates for initial non-uniformity
JP2015031874A (en) Display device, control method of display device, and program
KR20170046225A (en) Data driver and data voltage setting method thereof
CN114078443A (en) Method and apparatus for compensating for luminance deviation and display apparatus using the same
US10818217B1 (en) Self-illuminating display apparatus and display frame compensation method thereof
TWI691948B (en) Display apparatus and display driving circuit thereof
JP2007206464A (en) Spontaneous display device, estimation degradation information correction device, input display data compensation device, and program