TW202002328A - Flexible display panel and method of fabricating the same - Google Patents
Flexible display panel and method of fabricating the same Download PDFInfo
- Publication number
- TW202002328A TW202002328A TW107122429A TW107122429A TW202002328A TW 202002328 A TW202002328 A TW 202002328A TW 107122429 A TW107122429 A TW 107122429A TW 107122429 A TW107122429 A TW 107122429A TW 202002328 A TW202002328 A TW 202002328A
- Authority
- TW
- Taiwan
- Prior art keywords
- region
- display panel
- flexible display
- dopant
- area
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 24
- 238000005452 bending Methods 0.000 claims abstract description 81
- 239000002019 doping agent Substances 0.000 claims abstract description 43
- 239000000758 substrate Substances 0.000 claims abstract description 22
- 238000000034 method Methods 0.000 claims description 66
- 239000000463 material Substances 0.000 claims description 51
- 230000004048 modification Effects 0.000 claims description 22
- 238000012986 modification Methods 0.000 claims description 22
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 claims description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 6
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 6
- 238000005468 ion implantation Methods 0.000 claims description 6
- 239000001301 oxygen Substances 0.000 claims description 6
- 229910052760 oxygen Inorganic materials 0.000 claims description 6
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 5
- 229910052796 boron Inorganic materials 0.000 claims description 5
- 239000001257 hydrogen Substances 0.000 claims description 5
- 229910052739 hydrogen Inorganic materials 0.000 claims description 5
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 4
- 229910052786 argon Inorganic materials 0.000 claims description 3
- 239000001307 helium Substances 0.000 claims description 3
- 229910052734 helium Inorganic materials 0.000 claims description 3
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 claims description 3
- 229910052754 neon Inorganic materials 0.000 claims description 3
- GKAOGPIIYCISHV-UHFFFAOYSA-N neon atom Chemical compound [Ne] GKAOGPIIYCISHV-UHFFFAOYSA-N 0.000 claims description 3
- 229910052757 nitrogen Inorganic materials 0.000 claims description 3
- 125000004429 atom Chemical group 0.000 claims 4
- 125000004435 hydrogen atom Chemical group [H]* 0.000 claims 1
- 230000035882 stress Effects 0.000 description 20
- 239000004020 conductor Substances 0.000 description 19
- 229910052751 metal Inorganic materials 0.000 description 13
- 239000002184 metal Substances 0.000 description 13
- 239000004698 Polyethylene Substances 0.000 description 10
- 230000006355 external stress Effects 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 238000005240 physical vapour deposition Methods 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 239000004642 Polyimide Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 229910010272 inorganic material Inorganic materials 0.000 description 4
- 239000011147 inorganic material Substances 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 229910052814 silicon oxide Inorganic materials 0.000 description 4
- 238000004528 spin coating Methods 0.000 description 4
- -1 PI) Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 239000004593 Epoxy Substances 0.000 description 2
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 2
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 239000011368 organic material Substances 0.000 description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 description 2
- 239000005020 polyethylene terephthalate Substances 0.000 description 2
- 239000002861 polymer material Substances 0.000 description 2
- 239000002994 raw material Substances 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000006356 dehydrogenation reaction Methods 0.000 description 1
- JAONJTDQXUSBGG-UHFFFAOYSA-N dialuminum;dizinc;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Al+3].[Al+3].[Zn+2].[Zn+2] JAONJTDQXUSBGG-UHFFFAOYSA-N 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 238000010849 ion bombardment Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229920000620 organic polymer Polymers 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 239000011112 polyethylene naphthalate Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 239000007779 soft material Substances 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
- 239000011787 zinc oxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
- G09F9/301—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements flexible foldable or roll-able electronic displays, e.g. thin LCD, OLED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1218—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
本發明是有關於一種顯示面板及其製造方法,且特別是有關於一種可撓式顯示面板及其製造方法。The present invention relates to a display panel and a manufacturing method thereof, and particularly relates to a flexible display panel and a manufacturing method thereof.
隨著携帶式顯示器被廣泛地應用,針對可撓性顯示器之開發也越趨積極,以實現於不同曲面下仍可顯示的目的。一般來說,可撓性顯示器所使用的基板為可撓性基板,然而,可撓性基板在阻水氧上的表現不佳,經長期使用下,環境中的水氣或氧氣會進入可撓性顯示器內部,使得可撓性顯示器易產生短路而造成顯示異常的問題。With the widespread use of portable displays, the development of flexible displays is becoming more and more active, in order to achieve the purpose of displaying under different curved surfaces. Generally speaking, the substrates used for flexible displays are flexible substrates. However, the flexible substrates do not perform well on water and oxygen barriers. After long-term use, moisture or oxygen in the environment will enter the flexible substrate. Inside the flexible display, the flexible display is prone to short-circuit and cause display abnormality.
為了提升可撓性基板的阻水氧表現,可撓性基板可由軟性基板和緩衝層所構成。然而,可撓性顯示器於彎折時易對緩衝層造成破壞(例如緩衝層於彎折處產生裂縫),致使形成於其上的走線易產生斷線的問題。In order to improve the water and oxygen barrier performance of the flexible substrate, the flexible substrate may be composed of a flexible substrate and a buffer layer. However, the flexible display is likely to cause damage to the buffer layer when it is bent (for example, the buffer layer generates cracks at the bend), resulting in the problem that the trace formed on it is likely to break.
本發明提供一種可撓式顯示面板及其製造方法,其可改善緩衝層於彎折時易產生裂縫的問題。The invention provides a flexible display panel and a manufacturing method thereof, which can improve the problem that the buffer layer is prone to cracks when bent.
本發明一實施例提供一種可撓式顯示面板,其具有彎折區、第一區和第二區,其中彎折區位於第一區和第二區之間,且可撓式顯示面板包括緩衝層和畫素單元。緩衝層設置於軟性基板上。畫素單元設置於第一區的緩衝層上。緩衝層具有摻質,其中摻質於彎折區的濃度為[M];摻質於第一區的濃度為[M]1 ,且或。An embodiment of the present invention provides a flexible display panel having a bending area, a first area, and a second area, wherein the bending area is located between the first area and the second area, and the flexible display panel includes a buffer Layers and pixel units. The buffer layer is provided on the flexible substrate. The pixel unit is disposed on the buffer layer in the first area. The buffer layer has a doping, wherein the concentration of the doping in the bending area is [M]; the concentration of the doping in the first area is [M] 1 , and or .
本發明之一實施例提供一種可撓式顯示面板的製造方法,其包括以下步驟:形成緩衝材料層於軟性基板上;藉由圖案化罩幕對緩衝材料層進行改質處理以形成緩衝層,其中緩衝層具有彎折區、第一區和第二區,且彎折區位於第一區和第二區之間;形成畫素單元於第一區的緩衝層上,其中緩衝層具有摻質,而摻質於彎折區的濃度為[M];摻質於第一區的濃度為[M]1 ,且或。An embodiment of the present invention provides a method for manufacturing a flexible display panel, which includes the following steps: forming a buffer material layer on a flexible substrate; modifying the buffer material layer with a patterned mask to form a buffer layer, The buffer layer has a bending region, a first region and a second region, and the bending region is located between the first region and the second region; a pixel unit is formed on the buffer layer of the first region, wherein the buffer layer has a doping , And the concentration of doping in the bending zone is [M]; the concentration of doping in the first zone is [M] 1 , and or .
基於上述,在本發明之可撓式顯示面板及其製造方法中,由於摻質於彎折區的濃度為[M],摻質於第一區的濃度為[M]1 ,且或,如此可藉由緩衝層中的摻質濃度來調整不同區域之壓應力(compressive stress)或張應力(tensile stress),使得緩衝層受外力彎折時所產生之外應力不易對彎折區的緩衝層產生破壞,進而改善緩衝層於彎折時易產生裂縫的問題。Based on the above, in the flexible display panel and its manufacturing method of the present invention, since the concentration of doping in the bending region is [M], the concentration of doping in the first region is [M] 1 , and or In this way, the compressive stress or tensile stress in different regions can be adjusted by the dopant concentration in the buffer layer, so that the external stress generated when the buffer layer is bent by external force is not easy to the bending area. The buffer layer is damaged, thereby improving the problem that the buffer layer is prone to cracks when bent.
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。In order to make the above-mentioned features and advantages of the present invention more obvious and understandable, the embodiments are specifically described below in conjunction with the accompanying drawings for detailed description as follows.
以下將參照本實施例之圖式以更全面地闡述本發明。然而,本發明亦可以各種不同的形式體現,而不應限於本文中所述之實施例。圖式中之各構件的尺寸和厚度會為了清楚起見而進行適當的調整,本發明不以此為限。相同或相似之參考號碼表示相同或相似之元件,以下段落將不再一一贅述。另外,實施例中所提到的方向用語,例如:上、下、左、右、前或後等,僅是參考附加圖式的方向。因此,使用的方向用語是用來說明並非用來限制本發明。The present invention will be explained more fully below with reference to the drawings of this embodiment. However, the present invention can also be embodied in various forms, and should not be limited to the embodiments described herein. The size and thickness of each member in the drawings will be appropriately adjusted for clarity, and the invention is not limited thereto. The same or similar reference numbers indicate the same or similar elements, and the following paragraphs will not repeat them one by one. In addition, the directional terms mentioned in the embodiments, for example: up, down, left, right, front or back, etc., are only the directions referring to the attached drawings. Therefore, the directional terminology is used to illustrate rather than limit the invention.
圖1A至圖1F為依照本發明一實施例的可撓式顯示面板的製造方法的剖面示意圖。圖2A與圖2B為本發明另一實施例的可撓式顯示面板的製造方法的剖面示意圖。圖3為不同摻質的濃度與壓應力之關係圖。1A to 1F are schematic cross-sectional views of a method for manufacturing a flexible display panel according to an embodiment of the invention. 2A and 2B are schematic cross-sectional views of a method for manufacturing a flexible display panel according to another embodiment of the invention. Figure 3 shows the relationship between the concentration of different dopants and compressive stress.
首先,請參照圖1A,於載板CS上形成軟性基板FS。載板CS可為硬質基板(rigid substrate),其在製造過程中不易受外力影響而變形,如此可使得形成於載板CS上的軟性基板FS具有良好的平坦度,致使後續形成於軟性基板FS上之膜層具有良好的穩定性。載板CS的材料可以是玻璃、石英、有機聚合物、金屬或其他適宜的材質。軟性基板FS的材料例如聚醯亞胺(Polyimide, PI)、聚萘二甲酸乙二醇酯(PEN)、聚對苯二甲酸乙二酯(PET),或其他軟性材質所組成。軟性基板FS的形成方法例如是狹縫塗佈法(slit coating)、旋塗法(spin coating)或其組合。First, referring to FIG. 1A, a flexible substrate FS is formed on a carrier board CS. The carrier board CS may be a rigid substrate, which is not easily deformed by external forces during the manufacturing process, so that the flexible substrate FS formed on the carrier board CS has good flatness, resulting in subsequent formation on the flexible substrate FS The upper film layer has good stability. The material of the carrier board CS may be glass, quartz, organic polymer, metal or other suitable materials. The material of the flexible substrate FS is, for example, polyimide (Polyimide, PI), polyethylene naphthalate (PEN), polyethylene terephthalate (PET), or other soft materials. The formation method of the flexible substrate FS is, for example, a slit coating method, a spin coating method, or a combination thereof.
接著,將緩衝材料層BML形成於軟性基板FS上。緩衝材料層BML的材料可以是無機材料,例如氧化矽(SiOx )、氮化矽(SiNx )或其組合。緩衝材料層BML的形成方法例如是化學氣相沉積法(CVD)、原子層沉積法(ALD)或其組合。Next, the buffer material layer BML is formed on the flexible substrate FS. The material of the buffer material layer BML may be an inorganic material, such as silicon oxide (SiO x ), silicon nitride (SiN x ), or a combination thereof. The method for forming the buffer material layer BML is, for example, chemical vapor deposition (CVD), atomic layer deposition (ALD), or a combination thereof.
然後,請同時參照圖1A和圖1B,藉由圖案化罩幕MS對緩衝材料層BML進行改質處理MT以形成緩衝層BL,其中緩衝層BL具有第一區R1、第二區R2和位於兩者之間的彎折區BR。舉例來說,改質處理MT可藉由改變緩衝層BL中摻質的濃度,以調整不同區域之壓應力或張應力,使得緩衝層BL之彎折區BR受外力彎折時所產生之外應力不易對彎折區BR產生破壞,進而改善緩衝層BL於彎折處易產生裂縫的問題。舉例來說,可採用離子佈植的方式,將原子摻雜於緩衝材料層BML的預定彎折區域中(對應緩衝層BL的彎折區BR),以取代部分原材料的晶格位置,致使緩衝層BL於彎折區BR會產生壓應力而自行彎曲。因此,當緩衝層BL受外力彎折而於彎折區BR產生外應力(即張應力)時,上述之壓應力可部分抵消此外應力,使得彎折區BR的緩衝層BL不易產生裂縫。緩衝層可具有摻質,而摻質於彎折區BR的濃度可為[M];摻質於第一區R1的濃度可為[M]1 ,且或。在本實施例中,可選擇性地對緩衝材料層BML中之預定彎折區域進行改質處理MT,使得,但本發明不以此為限。在本實施例中,改質處理MT可包括離子佈植製程,且圖案化罩幕MS暴露出緩衝材料層BML中與彎折區BR相對應的預定彎折區域。Then, referring to FIGS. 1A and 1B at the same time, the buffer material layer BML is modified by the patterned mask MS to form a buffer layer BL, wherein the buffer layer BL has a first region R1, a second region R2 and Bending zone BR between the two. For example, the modification process MT can adjust the compressive or tensile stress in different regions by changing the concentration of dopants in the buffer layer BL, so that the bending region BR of the buffer layer BL is generated when it is bent by an external force. Stress is not easy to damage the bending area BR, thereby improving the problem that the buffer layer BL is prone to cracks at the bending position. For example, ion implantation can be used to dope atoms into the predetermined bending region of the buffer material layer BML (corresponding to the bending region BR of the buffer layer BL) to replace the lattice position of some raw materials, resulting in buffering The layer BL generates compressive stress in the bending region BR and bends by itself. Therefore, when the buffer layer BL is bent by an external force to generate external stress (ie, tensile stress) in the bending region BR, the above-mentioned compressive stress can partially offset the additional stress, making the buffer layer BL of the bending region BR less likely to crack. The buffer layer may have a doping, and the concentration of the doping in the bending region BR may be [M]; the concentration of the doping in the first region R1 may be [M] 1 , and or . In this embodiment, the predetermined bending region in the buffer material layer BML can be selectively modified MT, so that , But the invention is not limited to this. In this embodiment, the modification process MT may include an ion implantation process, and the patterned mask MS exposes a predetermined bending region corresponding to the bending region BR in the buffer material layer BML.
在另一些實施例中,也可選擇性地對緩衝材料層BML中之非預定彎折區域(例如第一區R1或第二區R2)進行改質處理MT(如圖2A和圖2B所示),使得或。舉例來說,在緩衝材料層BML採用材料具有較大壓應力的情況下(即緩衝材料層BML呈現自然彎曲),可採用雷射處理製程(例如雷射去氫處理程序)對緩衝材料層BML中之非預定彎折區域進行改質處理MT,以於非預定彎折區域中產生張應力。因此,當提供外力來確保第一區R1或第二區R2的緩衝層BL呈現平坦狀時,上述的張應力可部分抵消外力所產生的外應力(壓應力),使得緩衝層BL不易產生裂縫,在此實施例中,可小於0.1。在本實施例中,改質處理MT可包括雷射處理製程,且圖案化罩幕MS可暴露出緩衝材料層BML中與第一區R1或第二區R2相對應的非預定彎折區域。In other embodiments, the non-predetermined bending region (for example, the first region R1 or the second region R2) in the buffer material layer BML may be selectively subjected to a modification treatment MT (as shown in FIGS. 2A and 2B ), so that or . For example, when the material of the buffer material layer BML has a large compressive stress (that is, the buffer material layer BML exhibits natural bending), a laser processing process (such as a laser dehydrogenation process) can be used to buffer the material layer BML The non-predetermined bending region in the current is subjected to a modification process MT to generate tensile stress in the non-predetermined bending region. Therefore, when an external force is provided to ensure that the buffer layer BL in the first region R1 or the second region R2 is flat, the above-mentioned tensile stress can partially offset the external stress (compressive stress) generated by the external force, making the buffer layer BL less prone to cracking , In this embodiment, Can be less than 0.1. In this embodiment, the modification process MT may include a laser processing process, and the patterned mask MS may expose an unintended bending region in the buffer material layer BML corresponding to the first region R1 or the second region R2.
另外,改質處理MT也可採用離子佈植的方式,將原子摻雜於緩衝材料層BML的非預定彎折區域中,以取代部分原材料的晶格位置,致使緩衝層BL於第一區R1或第二區R2產生壓應力。因此,當提供外力來確保緩衝層BL的第一區R1或第二區R2呈現平坦狀時,上述的壓應力可部分抵消外力所產生的外應力(即張應力),使得緩衝層BL不易產生裂縫,在此實施例中,可大於10。In addition, the modification treatment MT can also adopt ion implantation to dope atoms in the unintended bending region of the buffer material layer BML to replace the lattice position of some raw materials, so that the buffer layer BL is in the first region R1 Or the second region R2 generates compressive stress. Therefore, when an external force is provided to ensure that the first region R1 or the second region R2 of the buffer layer BL is flat, the above-mentioned compressive stress can partially offset the external stress (ie, tensile stress) generated by the external force, making the buffer layer BL difficult to generate Crack, in this embodiment, Can be greater than 10.
在其他實施例中,亦可依據需求來選擇性地對預定彎折區域和非預定彎折區域進行改質處理MT,例如可撓式顯示面板於顯示區和非顯示區皆呈現彎折狀或是為了符合上板的形狀而於不同區域有不同的曲率半徑。也就是說,除了可對緩衝層BL的第一區R1或是彎折區BR進行改質處理MT以外,在一些實施例中,也可依據需求對緩衝層BL的第二區R2進行改質處理MT,其中摻質於第二區的濃度可為[M]2 ,或。In other embodiments, the predetermined bending region and the non-predetermined bending region can be selectively modified according to requirements. For example, the flexible display panel is bent in the display area and the non-display area. In order to conform to the shape of the upper plate, there are different radii of curvature in different areas. In other words, in addition to the modification process MT of the first region R1 or the bending region BR of the buffer layer BL, in some embodiments, the second region R2 of the buffer layer BL can also be modified according to requirements Processing MT, where the concentration of the dopant in the second zone may be [M] 2 , or .
在一些實施例中,上述的摻質可包括氫(H)、氦(He)、硼(B)、氮(N)、氧(O)、氖(Ne)、氬(Ar)或其組合。另外,如圖3所示,隨著不同摻質的濃度越高,其所產生的壓應力越大。在本實施例中,第一區R1與彎折區BR其中一者的摻質濃度可大於其中另一者的摻質濃度至少一個數量級,即或。舉例來說,摻質可為硼(B),其中摻質於彎折區的濃度為[B];而摻質於第一區R1的濃度為[B]1 ,且。摻質可為氫(H),其中摻質於彎折區BR的濃度為[H];而摻質於第一區R1的濃度為[H]1 ,且。在一些實施例中,第一區R1或彎折區BR中摻質的濃度可大於或等於1017 原子/立方公分且小於或等於1024 原子/立方公分。在另一些實施例中,第一區R1或彎折區BR中摻質的濃度大於或等於1018 原子/立方公分且小於或等於1023 原子/立方公分。應注意的是,可根據可撓式顯示面板於不同區域之彎折所需的角度來調整緩衝層BL中摻質的濃度。在一些實施例中,可藉由二次離子質譜法(SIMS)來測量上述摻質的濃度,但本發明不以此為限。In some embodiments, the above-mentioned dopants may include hydrogen (H), helium (He), boron (B), nitrogen (N), oxygen (O), neon (Ne), argon (Ar), or a combination thereof. In addition, as shown in FIG. 3, the higher the concentration of different dopants, the greater the compressive stress they generate. In this embodiment, the dopant concentration of one of the first region R1 and the bending region BR may be greater than that of the other by at least one order of magnitude, ie or . For example, the dopant may be boron (B), wherein the concentration of the dopant in the bending region is [B]; and the concentration of the dopant in the first region R1 is [B] 1 , and . The dopant may be hydrogen (H), wherein the concentration of the dopant in the bending zone BR is [H]; and the concentration of the dopant in the first zone R1 is [H] 1 , and . In some embodiments, the concentration of the dopant in the first region R1 or the bending region BR may be greater than or equal to 10 17 atoms/cubic centimeter and less than or equal to 10 24 atoms/cubic centimeter. In other embodiments, the concentration of the dopant in the first region R1 or the bending region BR is greater than or equal to 10 18 atoms/cubic centimeter and less than or equal to 10 23 atoms/cubic centimeter. It should be noted that the concentration of the dopant in the buffer layer BL can be adjusted according to the angle required for bending the flexible display panel in different regions. In some embodiments, the concentration of the above dopant can be measured by secondary ion mass spectrometry (SIMS), but the invention is not limited thereto.
在一些實施例中,第二區R2與彎折區BR其中一者的摻質濃度可大於其中另一者的摻質濃度至少一個數量級,即或。In some embodiments, the dopant concentration of one of the second region R2 and the bending region BR may be greater than that of the other by at least one order of magnitude, ie or .
接著,請參照圖1C至圖1E,於緩衝層BL的第一區R1上形成畫素單元PU以形成可撓式顯示面板100。在本實施例中,畫素單元PU可包括驅動元件DE和畫素電極PE。以下將以示範性實施例來說明畫素單元PU的形成方法,但本發明不以此為限。Next, referring to FIGS. 1C to 1E, a pixel unit PU is formed on the first region R1 of the buffer layer BL to form the
首先,請參照圖1C,可於第一區R1的緩衝層BL上形成通道層CH。通道層CH的材料可以是半導體材料,例如非晶矽、微晶矽、單晶矽、有機半導體材料、氧化物半導體材料或其他適合的材料。在一些實施例中,可選擇性地於通道層CH的相對兩側形成用來連接源極的源極接觸區和用來連接汲極的汲極接觸區。除此之外,為了減少通道層CH與源極/汲極之間的接觸電阻,還可選擇性地於通道層CH上形成歐姆接觸層。在本實施例中,通道層CH的形成方法可以是先透過化學氣相沉積法形成非晶矽層,之後再利用如準分子雷射的方式對非晶矽層進行退火製程以形成材料為多晶矽的通道層CH。First, referring to FIG. 1C, a channel layer CH may be formed on the buffer layer BL of the first region R1. The material of the channel layer CH may be a semiconductor material, such as amorphous silicon, microcrystalline silicon, single crystal silicon, organic semiconductor material, oxide semiconductor material, or other suitable materials. In some embodiments, a source contact region for connecting a source electrode and a drain contact region for connecting a drain electrode may be selectively formed on opposite sides of the channel layer CH. In addition, in order to reduce the contact resistance between the channel layer CH and the source/drain, an ohmic contact layer may be selectively formed on the channel layer CH. In this embodiment, the method for forming the channel layer CH may be to first form the amorphous silicon layer by chemical vapor deposition, and then use an excimer laser to anneal the amorphous silicon layer to form polysilicon The channel layer CH.
然後,於緩衝層BL上形成覆蓋通道層CH的閘絕緣層GI。閘絕緣層GI的材料可以是無機材料。舉例來說,無機介電材料可以是氧化矽、氮化矽、氮氧化矽或其組合。閘絕緣層GI的形成方法例如是化學氣相沉積法、旋轉塗佈法或其組合。在本實施例中,閘絕緣層GI覆蓋於第一區R1、彎折區BR和第二區R2的緩衝層BL上。Then, a gate insulating layer GI covering the channel layer CH is formed on the buffer layer BL. The material of the gate insulating layer GI may be an inorganic material. For example, the inorganic dielectric material may be silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof. The formation method of the gate insulating layer GI is, for example, a chemical vapor deposition method, a spin coating method, or a combination thereof. In this embodiment, the gate insulating layer GI covers the buffer layer BL of the first region R1, the bending region BR, and the second region R2.
接著,將閘極G形成於第一區R1的閘絕緣層GI上。閘極G的材料可以是導電材料,例如金屬、金屬氧化物、金屬氮化物、金屬氮氧化物或其組合。閘極G的形成方法可為物理氣相沉積法(Physical Vapor Deposition, PVD)。另外,導體層M1可分別形成於第一區R1和第二區R2的閘絕緣層GI上。導體層M1的材料可以是導電材料,例如金屬、金屬氧化物、金屬氮化物、金屬氮氧化物或其組合。導體層M1的形成方法可為物理氣相沉積法。在一些實施例中,閘極G與導體層M1可以由同一圖案化導電層所形成。在一些實施例中,導體層M1可為掃描線,亦即,導體層M1可與閘極G電性連接。Next, the gate G is formed on the gate insulating layer GI of the first region R1. The material of the gate G may be a conductive material, such as metal, metal oxide, metal nitride, metal oxynitride, or a combination thereof. The formation method of the gate electrode G may be a physical vapor deposition method (Physical Vapor Deposition, PVD). In addition, the conductor layer M1 may be formed on the gate insulating layer GI of the first region R1 and the second region R2, respectively. The material of the conductor layer M1 may be a conductive material, such as metal, metal oxide, metal nitride, metal oxynitride, or a combination thereof. The method of forming the conductor layer M1 may be a physical vapor deposition method. In some embodiments, the gate G and the conductor layer M1 may be formed by the same patterned conductive layer. In some embodiments, the conductor layer M1 may be a scan line, that is, the conductor layer M1 may be electrically connected to the gate G.
之後,於閘絕緣層GI上形成覆蓋閘極G和導體層M1的介電層ILD。介電層ILD的材料可以是無機介電材料、有機介電材料或其組合。舉例來說,無機材料可以是氧化矽、氮化矽、氮氧化矽或其組合;有機材料可以是聚醯亞胺系樹脂、環氧系樹脂或壓克力系樹脂等高分子材料。介電層ILD的形成方法例如是化學氣相沉積法、旋轉塗佈法或其組合。After that, a dielectric layer ILD covering the gate G and the conductor layer M1 is formed on the gate insulating layer GI. The material of the dielectric layer ILD may be an inorganic dielectric material, an organic dielectric material, or a combination thereof. For example, the inorganic material may be silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof; the organic material may be a polymer material such as polyimide-based resin, epoxy-based resin, or acrylic-based resin. The method for forming the dielectric layer ILD is, for example, a chemical vapor deposition method, a spin coating method, or a combination thereof.
請參照圖1D,於介電層ILD上形成源極S和汲極D,以形成驅動元件DE。源極S和汲極D的材料可以是導電材料,例如金屬、金屬氧化物、金屬氮化物、金屬氮氧化物或其組合。在本實施例中,源極S和汲極D可分別透過接觸窗C1、C2連接至通道層CH。源極S和汲極D的形成方法例如是物理氣相沉積法。另外,連接線M2(例如是用來連接畫素單元PU和驅動電路DC,如圖1F所示)可分別形成於第一區R1、彎折區BR和第二區R2的介電層ILD上,其中位於第一區R1的導體層M1可藉由連接線M2電性連接至第二區R2的導體層M1。連接線M2的材料可以是導電材料,例如金屬、金屬氧化物、金屬氮化物、金屬氮氧化物或其組合。連接線M2的形成方法可為物理氣相沉積法。在一些實施例中,源極S/汲極D與連接線M2可以由同一圖案化導電層所形成。1D, a source electrode S and a drain electrode D are formed on the dielectric layer ILD to form a driving element DE. The materials of the source electrode S and the drain electrode D may be conductive materials, such as metals, metal oxides, metal nitrides, metal oxynitrides, or a combination thereof. In this embodiment, the source electrode S and the drain electrode D can be connected to the channel layer CH through the contact windows C1 and C2, respectively. The method of forming the source electrode S and the drain electrode D is, for example, a physical vapor deposition method. In addition, a connecting line M2 (for example, used to connect the pixel unit PU and the driving circuit DC, as shown in FIG. 1F) may be formed on the dielectric layer ILD of the first region R1, the bending region BR, and the second region R2, respectively In this case, the conductor layer M1 located in the first region R1 can be electrically connected to the conductor layer M1 in the second region R2 through the connection line M2. The material of the connection line M2 may be a conductive material, such as metal, metal oxide, metal nitride, metal oxynitride, or a combination thereof. The method for forming the connection line M2 may be a physical vapor deposition method. In some embodiments, the source S/drain D and the connection line M2 may be formed by the same patterned conductive layer.
在一些實施例中,在形成連接線M2之前,可選擇性地於彎折區的緩衝層BL、閘絕緣層GI和介電層ILD中形成溝槽T,而後續形成之連接線M2則形成於介電層ILD上和溝槽T的底面和側壁。如此一來,當緩衝層BL受外力彎折而於彎折區BR產生外應力時,可避免設置於彎折區BR的連接線M2產生斷線的問題。在一些實施例中,溝槽T可在進行改質處理MT之後,才形成於緩衝層BL的彎折區BR中,但本發明不以此為限。在另外一些實施例中,溝槽T可在進行改質處理MT之前,形成於緩衝材料層BML中與彎折區BR相對應的區域。In some embodiments, before forming the connection line M2, a trench T may be selectively formed in the buffer layer BL, the gate insulating layer GI, and the dielectric layer ILD of the bending region, and the connection line M2 formed later is formed On the dielectric layer ILD and the bottom surface and sidewalls of the trench T. In this way, when the buffer layer BL is bent by an external force to generate external stress in the bending region BR, the problem of disconnection of the connection line M2 provided in the bending region BR can be avoided. In some embodiments, the trench T may be formed in the bending region BR of the buffer layer BL after the modification process MT, but the invention is not limited thereto. In other embodiments, the trench T may be formed in a region of the buffer material layer BML corresponding to the bending region BR before the modification process MT.
請參照圖1E,於介電層ILD上形成覆蓋源極S和汲極D的絕緣層PL。絕緣層PL的材料可以是無機介電材料、有機介電材料或其組合。舉例來說,無機材料可以是氧化矽、氮化矽、氮氧化矽或其組合;有機材料可以是聚醯亞胺系樹脂、環氧系樹脂或壓克力系樹脂等高分子材料。絕緣層PL的形成方法例如是化學氣相沉積法、旋轉塗佈法或其組合。Referring to FIG. 1E, an insulating layer PL covering the source electrode S and the drain electrode D is formed on the dielectric layer ILD. The material of the insulating layer PL may be an inorganic dielectric material, an organic dielectric material, or a combination thereof. For example, the inorganic material may be silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof; the organic material may be a polymer material such as polyimide-based resin, epoxy-based resin, or acrylic-based resin. The formation method of the insulating layer PL is, for example, a chemical vapor deposition method, a spin coating method, or a combination thereof.
接著,於絕緣層PL上形成畫素電極PE。畫素電極PE的材料可以是透明導電材料,例如銦錫氧化物、銦鋅氧化物、鋁錫氧化物、鋁鋅氧化物或銦鎵鋅氧化物等金屬氧化物。但不以此為限,在其它實施例中,畫素電也可以是反射導電材料或反射導電材料與透明導電材料的組合。畫素電極PE的形成方法例如是先於絕緣層PL上形成畫素電極材料層(未繪示),之後在圖案化上述的畫素電極材料層,以形成畫素電極PE。在本實施例中,畫素電極PE形成於第一區R1的絕緣層PL上,並且畫素電極PE與驅動元件DE電性連接。舉例來說,畫素電極PE可電性連接於驅動元件DE的汲極D。Next, a pixel electrode PE is formed on the insulating layer PL. The material of the pixel electrode PE may be a transparent conductive material, such as indium tin oxide, indium zinc oxide, aluminum tin oxide, aluminum zinc oxide or indium gallium zinc oxide. However, it is not limited to this. In other embodiments, the pixel electricity may also be a reflective conductive material or a combination of a reflective conductive material and a transparent conductive material. The pixel electrode PE is formed by, for example, forming a pixel electrode material layer (not shown) on the insulating layer PL, and then patterning the pixel electrode material layer to form the pixel electrode PE. In this embodiment, the pixel electrode PE is formed on the insulating layer PL of the first region R1, and the pixel electrode PE is electrically connected to the driving element DE. For example, the pixel electrode PE may be electrically connected to the drain D of the driving element DE.
請參照圖1E和圖1F,在形成畫素單元PU之後,可移除載板CS。在移除載板CS之後,可視情況對彎折區BR施以外力以彎折可撓式顯示面板100,或者是對第一區R1或第二區R2施以外力以確保可撓式顯示面板100於第一區R1或第二區R2呈現平坦狀。在本實施例中,在移除載板CS之後,可對彎折區BR施以外力以彎折可撓式顯示面板100,其中緩衝層BL的第二區R2與第一區R1相對設置(如圖1F所示)。1E and 1F, after the pixel unit PU is formed, the carrier board CS may be removed. After removing the carrier board CS, external force may be applied to the bending area BR to bend the
請參照圖1F,可撓式顯示面板100可選擇性地包括驅動電路DC,其設置於第二區R2的緩衝層BL上,並且驅動電路DC可藉由設置於彎折區BR的連接線M2電性連接至第一區的畫素單元PU,需說明的是,驅動電路DC連接至第一區R1的畫素單元PU中亦可視需求包含其他元件(例如:抗靜電元件等)。如此一來,由於可撓式顯示面板100的第二區R2彎折至第一區R1的相對側(例如遠離驅動元件DE的一側),故可使邊框更窄,提升可撓式顯示面板100的顯示面積的比例。在一些實施例中,連接線M2的圖案可為網狀圖案,如此當緩衝層BL受外力彎折而於彎折區BR產生外應力時,可進一步地避免設置於彎折區BR的連接線M2產生斷線的問題。在一些實施例中,連接線M2可呈現扇出(fan-out)結構,以利於連接驅動電路DC。Referring to FIG. 1F, the
以下,將以圖4和圖5來說明本發明於不同製程步驟下對緩衝材料層進行改質處理。圖4為本發明又一實施例於不同製程步驟下對緩衝材料層進行改質處理。圖5為本發明再一實施例於不同製程步驟下對緩衝材料層進行改質處理。Hereinafter, the modification process of the buffer material layer under different process steps of the present invention will be described with reference to FIGS. 4 and 5. FIG. 4 shows another embodiment of the present invention for modifying the buffer material layer under different process steps. FIG. 5 is another embodiment of the present invention for modifying the buffer material layer under different process steps.
請參照圖4,在形成閘絕緣層GI之後才選擇性地對設置在彎折區BR的緩衝材料層BML進行改質處理MT,以形成緩衝層BL。如此一來,由於閘絕緣層GI覆蓋於緩衝材料層BML之上,故可避免離子轟擊造成緩衝層BL的表面缺陷,並且經改質處理MT的閘絕緣層GI可在後續形成溝槽T的製程中移除(如圖1D所示),故不會影響可撓式顯示面板的性能表現。除此之外,如圖5所示,在後續形成介電層ILD之後,還可選擇性地對設置在彎折區BR的緩衝層BL進行改質處理MT,並且經改質處理MT的閘絕緣層GI和介電層ILD可在後續形成溝槽T的製程中移除(如圖1D所示),故不會影響可撓式顯示面板的性能表現。也就是說,可再相同位置和不同層別進行改質處理MT(例如離子佈植),以確保離子植入所需之深度。Referring to FIG. 4, after the gate insulating layer GI is formed, the buffer material layer BML disposed in the bending region BR is selectively subjected to a modification process MT to form the buffer layer BL. In this way, since the gate insulating layer GI covers the buffer material layer BML, surface defects of the buffer layer BL caused by ion bombardment can be avoided, and the gate insulating layer GI of the modified MT can subsequently form the trench T It is removed during the manufacturing process (as shown in Figure 1D), so it will not affect the performance of the flexible display panel. In addition, as shown in FIG. 5, after the subsequent formation of the dielectric layer ILD, the buffer layer BL provided in the bending region BR may be selectively subjected to a modification process MT, and the gate of the modification process MT The insulating layer GI and the dielectric layer ILD can be removed in the subsequent process of forming the trench T (as shown in FIG. 1D), so it does not affect the performance of the flexible display panel. In other words, MT (such as ion implantation) can be modified at the same location and in different layers to ensure the depth required for ion implantation.
以下,將藉由圖1E及圖1F來說明本實施例的可撓式顯示面板。此外,本實施例的可撓式顯示面板雖然是以上述製造方法為例進行說明,但不限於此。圖6為本發明另一實施例的可撓式顯示面板的剖面示意圖。Hereinafter, the flexible display panel of this embodiment will be described with reference to FIGS. 1E and 1F. In addition, although the flexible display panel of this embodiment is described by taking the above-mentioned manufacturing method as an example, it is not limited to this. 6 is a schematic cross-sectional view of a flexible display panel according to another embodiment of the invention.
請參照圖1E和圖1F,可撓式顯示面板100可具有彎折區BR、第一區R1和第二區R2,其中彎折區BR可位於第一區R1和第二區R2之間,且可撓式顯示面板100可包括緩衝層BL和畫素單元PU。緩衝層BL可設置於軟性基板FS上。畫素單元PU可設置於第一區R1的緩衝層BL上。緩衝層BL可具有摻質,其中摻質於彎折區BR的濃度為[M];而摻質於第一區R1的濃度為[M]1
,且或。1E and 1F, the
在一些實施例中,緩衝層BL於彎折區BR中具有溝槽T。In some embodiments, the buffer layer BL has a trench T in the bending region BR.
在一些實施例中,第一區R1中摻質的濃度大於或等於1017 原子/立方公分且小於或等於1024 原子/立方公分。In some embodiments, the concentration of the dopant in the first region R1 is greater than or equal to 10 17 atoms/cubic centimeter and less than or equal to 10 24 atoms/cubic centimeter.
在一些實施例中,上述摻質於第二區R2的濃度為[M]2 ,且或。In some embodiments, the concentration of the above dopant in the second region R2 is [M] 2 , and or .
在一些實施例中,可撓式顯示面板100更包括驅動電路DC和連接線M2。驅動電路DC設置於第二區R2的緩衝層BL上。連接線M2設置於彎折區BR的緩衝層BL上,且連接線M2電性連接至畫素單元PU和驅動電路DC。In some embodiments, the
在一些實施例中,可選擇性地對緩衝材料層BML中之預定彎折區域(例如彎折區BR)和非預定彎折區(例如第一區R1)進行改質處理MT,使得彎折區BR的曲率半徑小於第一區R1的曲率半徑(如圖6所示)。In some embodiments, the predetermined bending region (for example, the bending region BR) and the non-predetermined bending region (for example, the first region R1) in the buffer material layer BML may be selectively subjected to a modification process MT, so that the bending The radius of curvature of the area BR is smaller than the radius of curvature of the first area R1 (as shown in FIG. 6).
綜上所述,在依本發明一實施例的可撓式顯示面板及其製造方法中,由於摻質於彎折區的濃度為[M],摻質於第一區的濃度為[M]1 ,且或,如此可藉由緩衝層中的摻質濃度來調整不同區域之壓應力或張應力,使得緩衝層受外力彎折時所產生之外應力不易對彎折區的緩衝層產生破壞,進而改善緩衝層於彎折時易產生裂縫的問題。In summary, in the flexible display panel and its manufacturing method according to an embodiment of the present invention, since the concentration doped in the bending region is [M], the concentration doped in the first region is [M] 1 , and or In this way, the compressive stress or tensile stress in different regions can be adjusted by the dopant concentration in the buffer layer, so that the external stress generated when the buffer layer is bent by external force is not easy to damage the buffer layer in the bending region, thereby improving the buffer The layer is prone to cracks when it is bent.
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed as above with examples, it is not intended to limit the present invention. Any person with ordinary knowledge in the technical field can make some changes and modifications without departing from the spirit and scope of the present invention. The scope of protection of the present invention shall be subject to the scope defined in the appended patent application.
100‧‧‧可撓式顯示面板CS‧‧‧載板FS‧‧‧軟性基板BML‧‧‧緩衝材料層MS‧‧‧圖案化罩幕MT‧‧‧改質處理R1‧‧‧第一區R2‧‧‧第二區BR‧‧‧彎折區BL‧‧‧緩衝層PU‧‧‧畫素單元DE‧‧‧驅動元件PE‧‧‧畫素電極CH‧‧‧通道層GI‧‧‧閘絕緣層G‧‧‧閘極M1‧‧‧導體層ILD‧‧‧介電層S‧‧‧源極D‧‧‧汲極C1、C2‧‧‧接觸窗M2‧‧‧連接線DC‧‧‧驅動電路T‧‧‧溝槽PL‧‧‧絕緣層100‧‧‧Flexible display panel CS‧‧‧Carrier board FS‧‧‧Soft substrate BML‧‧‧Buffer material layer MS‧‧‧Patterned mask MT‧‧‧Modification treatment R1‧‧‧ First area R2‧‧‧The second zone BR‧‧‧Bending zone BL‧‧‧Buffer layer PU‧‧‧Pixel unit DE‧‧‧Drive element PE‧‧‧Pixel electrode CH‧‧‧Channel layer GI‧‧‧ Gate insulating layer G‧‧‧Gate M1‧‧‧Conductor layer ILD‧‧‧Dielectric layer S‧‧‧Source D‧‧‧Drain C1, C2‧‧‧Contact window M2‧‧‧Connecting wire DC‧ ‧‧Drive circuit T‧‧‧Trench PL‧‧‧Insulation layer
圖1A至圖1F為本發明一實施例的可撓式顯示面板的製造方法的剖面示意圖。 圖2A與圖2B為本發明另一實施例的可撓式顯示面板的製造方法的剖面示意圖。 圖3為不同摻質的濃度與壓應力之關係圖。 圖4為本發明又一實施例於不同製程步驟下對緩衝材料層進行改質處理。 圖5為本發明再一實施例於不同製程步驟下對緩衝材料層進行改質處理。 圖6為本發明另一實施例的可撓式顯示面板的剖面示意圖。1A to 1F are schematic cross-sectional views of a method for manufacturing a flexible display panel according to an embodiment of the invention. 2A and 2B are schematic cross-sectional views of a method for manufacturing a flexible display panel according to another embodiment of the invention. Figure 3 shows the relationship between the concentration of different dopants and compressive stress. FIG. 4 shows another embodiment of the present invention for modifying the buffer material layer under different process steps. FIG. 5 is another embodiment of the present invention for modifying the buffer material layer under different process steps. 6 is a schematic cross-sectional view of a flexible display panel according to another embodiment of the invention.
100‧‧‧可撓式顯示面板 100‧‧‧Flexible display panel
CS‧‧‧載板 CS‧‧‧ Carrier board
FS‧‧‧軟性基板 FS‧‧‧ flexible substrate
R1‧‧‧第一區 R1‧‧‧ District 1
R2‧‧‧第二區 R2‧‧‧District 2
BR‧‧‧彎折區 BR‧‧‧Bending area
BL‧‧‧緩衝層 BL‧‧‧Buffer layer
PU‧‧‧畫素單元 PU‧‧‧Pixel unit
DE‧‧‧驅動元件 DE‧‧‧Drive element
PE‧‧‧畫素電極 PE‧‧‧Pixel electrode
CH‧‧‧通道層 CH‧‧‧channel layer
GI‧‧‧閘絕緣層 GI‧‧‧Gate insulation
G‧‧‧閘極 G‧‧‧Gate
M1‧‧‧導體層 M1‧‧‧Conductor layer
ILD‧‧‧介電層 ILD‧‧‧dielectric layer
S‧‧‧源極 S‧‧‧Source
D‧‧‧汲極 D‧‧‧ Jiji
C1、C2‧‧‧接觸窗 C1, C2‧‧‧Contact window
M2‧‧‧連接線 M2‧‧‧ connection cable
T‧‧‧溝槽 T‧‧‧Groove
PL‧‧‧絕緣層 PL‧‧‧Insulation
Claims (18)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107122429A TWI683450B (en) | 2018-06-29 | 2018-06-29 | Flexible display panel and method of fabricating the same |
CN201811137602.6A CN109300399B (en) | 2018-06-29 | 2018-09-28 | Flexible display panel and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107122429A TWI683450B (en) | 2018-06-29 | 2018-06-29 | Flexible display panel and method of fabricating the same |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202002328A true TW202002328A (en) | 2020-01-01 |
TWI683450B TWI683450B (en) | 2020-01-21 |
Family
ID=65164636
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107122429A TWI683450B (en) | 2018-06-29 | 2018-06-29 | Flexible display panel and method of fabricating the same |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN109300399B (en) |
TW (1) | TWI683450B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110097828A (en) * | 2019-04-18 | 2019-08-06 | 武汉华星光电技术有限公司 | Flexible display panels |
CN111312659A (en) * | 2020-02-25 | 2020-06-19 | 武汉华星光电半导体显示技术有限公司 | Array substrate and preparation method thereof |
CN111489647B (en) * | 2020-04-26 | 2022-09-16 | 京东方科技集团股份有限公司 | Display module, manufacturing method thereof and display device |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5354695A (en) * | 1992-04-08 | 1994-10-11 | Leedy Glenn J | Membrane dielectric isolation IC fabrication |
US5985693A (en) * | 1994-09-30 | 1999-11-16 | Elm Technology Corporation | High density three-dimensional IC interconnection |
CN101734609A (en) * | 2009-12-09 | 2010-06-16 | 刘文祥 | Semiconductor nano material and device |
KR102045244B1 (en) * | 2012-11-14 | 2019-11-15 | 엘지디스플레이 주식회사 | Flexible display device |
KR102082779B1 (en) * | 2013-04-16 | 2020-03-02 | 삼성디스플레이 주식회사 | Flexible display apparatus and method of operating the same |
TWI539593B (en) * | 2014-06-25 | 2016-06-21 | 友達光電股份有限公司 | Flexible display panel |
CN104716148B (en) * | 2015-04-07 | 2017-11-24 | 京东方科技集团股份有限公司 | Flexible base board and its manufacture method, flexible display panels, flexible display apparatus |
KR102446890B1 (en) * | 2015-06-11 | 2022-09-26 | 삼성디스플레이 주식회사 | Display device and method of manufacturing the same |
KR102399572B1 (en) * | 2015-09-15 | 2022-05-19 | 삼성디스플레이 주식회사 | Flexible display device |
KR102375685B1 (en) * | 2016-02-02 | 2022-03-18 | 삼성디스플레이 주식회사 | Flexible display apparatus |
TWI565039B (en) * | 2016-05-30 | 2017-01-01 | 友達光電股份有限公司 | Flexible pixel array substrate and flexible display panel |
TWI574094B (en) * | 2016-07-28 | 2017-03-11 | 友達光電股份有限公司 | Display panel |
KR102577001B1 (en) * | 2016-08-11 | 2023-09-12 | 삼성디스플레이 주식회사 | Flexible substrate, method manufacturing the same, and display apparatus employing the flexible substrate |
JP2018054675A (en) * | 2016-09-26 | 2018-04-05 | 株式会社ジャパンディスプレイ | Display device |
KR102611993B1 (en) * | 2016-10-12 | 2023-12-08 | 삼성디스플레이 주식회사 | Flexible display device |
KR102631989B1 (en) * | 2016-10-31 | 2024-01-31 | 엘지디스플레이 주식회사 | Organic light emitting display device and method of manufacturing the same |
KR20180064600A (en) * | 2016-12-05 | 2018-06-15 | 삼성디스플레이 주식회사 | Flexible organic light emitting display apparatus and the manufacturing method thereof |
CN106486598B (en) * | 2016-12-29 | 2019-03-19 | 上海天马微电子有限公司 | Flexible display panels, flexible display apparatus and preparation method thereof |
CN107300793A (en) * | 2017-06-30 | 2017-10-27 | 厦门天马微电子有限公司 | Display panel and display device |
CN107204357B (en) * | 2017-07-05 | 2019-08-02 | 武汉华星光电半导体显示技术有限公司 | A kind of flexible display panels and preparation method thereof, flexible display apparatus |
CN107195252A (en) * | 2017-07-13 | 2017-09-22 | 武汉天马微电子有限公司 | A kind of preparation method of flexible display panels, display device and flexible display panels |
CN107799666B (en) * | 2017-11-10 | 2019-04-23 | 武汉华星光电半导体显示技术有限公司 | Encapsulating structure, packaging method and electronic device |
CN107978521B (en) * | 2017-11-22 | 2020-03-17 | 京东方科技集团股份有限公司 | Cutting method of display panel mother board, display panel and display device |
CN108054192B (en) * | 2018-01-19 | 2019-12-24 | 武汉华星光电半导体显示技术有限公司 | Flexible AMOLED substrate and manufacturing method thereof |
-
2018
- 2018-06-29 TW TW107122429A patent/TWI683450B/en active
- 2018-09-28 CN CN201811137602.6A patent/CN109300399B/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN109300399B (en) | 2021-01-15 |
TWI683450B (en) | 2020-01-21 |
CN109300399A (en) | 2019-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI683450B (en) | Flexible display panel and method of fabricating the same | |
TWI574326B (en) | Stacked oxide material, semiconductor device, and method for manufacturing the semiconductor device | |
CN102842619B (en) | A kind of semiconductor device and manufacture method thereof | |
KR101282897B1 (en) | Poly Silicon Thin Film Transistor and Method of fabricating the same | |
CN106206622A (en) | A kind of array base palte and preparation method thereof, display device | |
CN107425044B (en) | Flexible display panel, manufacturing method thereof and display device | |
CN107658345B (en) | Oxide thin film transistor, preparation method thereof, array substrate and display device | |
WO2015043220A1 (en) | Thin film transistor, preparation method therefor, array substrate, and display apparatus | |
CN107170759B (en) | Array substrate, manufacturing method thereof and display device | |
WO2014127645A1 (en) | Thin-film transistor and manufacturing method therefor, and display component | |
WO2014012320A1 (en) | Thin film transistor and manufacturing method thereof, array substrate, and display device | |
WO2018152875A1 (en) | Method for manufacturing thin film transistor, thin film transistor and display | |
WO2015096307A1 (en) | Oxide thin-film transistor, display device and manufacturing method for array substrate | |
US10340387B2 (en) | Low temperature poly-silicon thin film transistor, manufacturing method thereof, and array substrate | |
CN105070726A (en) | Thin film transistor and pixel structure | |
US10680114B2 (en) | Thin film transistor, method of manufacturing the same and liquid crystal display apparatus having the same | |
CN107910263A (en) | The manufacture method of low-temperature polysilicon film and transistor | |
CN107946173A (en) | The manufacture method of low-temperature polysilicon film and transistor | |
WO2015188476A1 (en) | Thin film transistor and manufacturing method therefor, oled back panel and display device | |
CN107919268A (en) | The manufacture method of low-temperature polysilicon film and transistor | |
KR100695154B1 (en) | Silicon thin film transistor and manufacturing method of gate insulator and the same adopting the method | |
CN113192985A (en) | TFT substrate and preparation method thereof, display panel and display device | |
KR20080071521A (en) | Semiconductor device and method of manufacturing the same | |
US10249763B2 (en) | Array substrate, and display device, and fabrication methods | |
WO2017020345A1 (en) | Array substrate and manufacturing method therefor |