TW201923847A - Epitaxial wafer manufacturing method - Google Patents

Epitaxial wafer manufacturing method Download PDF

Info

Publication number
TW201923847A
TW201923847A TW107127577A TW107127577A TW201923847A TW 201923847 A TW201923847 A TW 201923847A TW 107127577 A TW107127577 A TW 107127577A TW 107127577 A TW107127577 A TW 107127577A TW 201923847 A TW201923847 A TW 201923847A
Authority
TW
Taiwan
Prior art keywords
substrate
atmosphere
substrate storage
concentration
silicon
Prior art date
Application number
TW107127577A
Other languages
Chinese (zh)
Other versions
TWI788399B (en
Inventor
岩本亮輔
大西理
Original Assignee
日商信越半導體股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商信越半導體股份有限公司 filed Critical 日商信越半導體股份有限公司
Publication of TW201923847A publication Critical patent/TW201923847A/en
Application granted granted Critical
Publication of TWI788399B publication Critical patent/TWI788399B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02373Group 14 semiconducting materials
    • H01L21/02381Silicon, silicon germanium, germanium
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02Pretreatment of the material to be coated
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/02Pretreatment of the material to be coated
    • C23C16/0227Pretreatment of the material to be coated by cleaning or etching
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/24Deposition of silicon only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • H01L21/0201Specific process step
    • H01L21/02016Backside treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02043Cleaning before device manufacture, i.e. Begin-Of-Line process
    • H01L21/02052Wet cleaning only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02576N-type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02634Homoepitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02656Special treatments
    • H01L21/02658Pretreatments
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67098Apparatus for thermal treatment
    • H01L21/67115Apparatus for thermal treatment mainly by radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67739Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
    • H01L21/67748Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber horizontal transfer of a single workpiece
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67763Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
    • H01L21/67769Storage means

Abstract

According to the present invention, silicon semiconductor substrates are prepared so as to have polished rear surfaces, and the substrates thus prepared are cleansed and then placed in a substrate storage part 2 in a batch consisting of more than one substrate. The atmosphere in the substrate storage part 2 is controlled so as to contain NO2 and NO3 in a total concentration of at most 140 ng/m3. The substrates stored in the substrate storage part 2 are conveyed, one by one, to a reactor 5, in which a silicon epitaxial layer is formed by vapor phase epitaxy. Accordingly, provided is a method that suppresses the generation of a rear surface halo dependent on time passage following the cleaning of substrates, and that enables manufacturing of high-grade epitaxial wafers.

Description

磊晶晶圓之製造方法Epicrystalline wafer manufacturing method

本發明係關於一種於矽半導體基板上形成矽磊晶層而獲得磊晶晶圓之方法。The invention relates to a method for obtaining an epitaxial wafer by forming a silicon epitaxial layer on a silicon semiconductor substrate.

先前以來,作為用於矽半導體基板等半導體基板之製造步驟之基板處理裝置,已知CVD(Chemical Vapour Deposition)裝置等。作為矽半導體基板之磊晶處理之一例,開發出一種於矽半導體基板之正面使由單晶矽所構成之磊晶層氣相磊晶生長的方法。作為該製造方法,將基板水平配置於收納於磊晶生長用反應爐之基座上,其後,同時使基座以垂直之旋轉軸為中心旋轉,且藉由鹵素燈等熱源將基板進行高溫加熱(1000℃~1200℃),並流通矽源氣體。藉此,於基板正面析出由反應氣體之熱分解(及還原)而產生之矽,於基板正面由單晶矽所構成之磊晶層生長。A CVD (Chemical Vapour Deposition) device has been known as a substrate processing device used for manufacturing steps of a semiconductor substrate such as a silicon semiconductor substrate. As an example of the epitaxial treatment of a silicon semiconductor substrate, a method for growing a vapor phase epitaxy of an epitaxial layer composed of single crystal silicon on the front surface of a silicon semiconductor substrate has been developed. As this manufacturing method, a substrate is horizontally placed on a base housed in a reaction furnace for epitaxial growth, and thereafter, the base is rotated around a vertical axis of rotation at the same time, and the substrate is heated at a high temperature by a heat source such as a halogen lamp. Heat (1000 ℃ ~ 1200 ℃), and circulate silicon source gas. Thereby, silicon generated by thermal decomposition (and reduction) of the reaction gas is precipitated on the front surface of the substrate, and an epitaxial layer composed of single crystal silicon is grown on the front surface of the substrate.

此處,通常,磊晶晶圓之製造係於被保持為高潔淨度之無塵室內進行,關於無塵室,於專利文獻1、2中記載如下:將來自無塵室等潔淨作業空間之排氣取入並進行淨化之後循環供給至該潔淨作業空間時,作為該淨化,使氨、氮氧化物(NOx )、硫氧化物(SOx )等各種污染物質為固定濃度以下。例如就作為污染物質之一之氮氧化物(NOx )而言,記載有使其為1 ppb以下(專利文獻1)、0.1 ppb以下(專利文獻2)。 先前技術文獻 專利文獻Here, the production of epitaxial wafers is generally performed in a clean room maintained at a high cleanliness. The clean room is described in Patent Documents 1 and 2 as follows: When the exhaust gas is taken in and purified and then circulated and supplied to the clean working space, various pollutants such as ammonia, nitrogen oxides (NO x ), sulfur oxides (SO x ), and the like are used for the purification to have a fixed concentration or less. For example, it is described that nitrogen oxides (NO x ), which is one of the pollutants, are 1 ppb or less (Patent Document 1) and 0.1 ppb or less (Patent Document 2). Prior art literature patent literature

專利文獻1:日本特開2009-138977號公報 專利文獻2:日本特開2009-138978號公報Patent Document 1: Japanese Patent Application Laid-Open No. 2009-138977 Patent Document 2: Japanese Patent Application Laid-Open No. 2009-138978

此外,於矽半導體基板上形成矽磊晶層時,於基板背面為矽研磨面之情形時,藉由矽源氣體朝背面之轉入等而於背面亦有微量之多晶矽(Poly-Si)沈積。認為該微量多晶矽之產生於基板背面內有不均之情形時會產生被稱為暈環之模糊不清、面粗糙。背面暈環之產生有如下傾向,即,隨著自基板洗淨後至進行磊晶反應為止之時間變長而變得顯著,且暈環圖案亦變濃。背面暈環之產生導致由外觀不良引起之矽磊晶步驟之良率惡化,從而成為課題。即便於專利文獻1、2所提出之在無塵室內進行磊晶晶圓之製造,仍存在上述課題,即,隨著自基板洗淨後至進行磊晶反應為止之時間變長,背面暈環變得顯著,且暈環圖案亦變濃。In addition, when a silicon epitaxial layer is formed on a silicon semiconductor substrate, when the silicon substrate has a polished silicon surface on the back surface, a small amount of poly-Si is also deposited on the back surface by transferring silicon source gas toward the back surface. . It is considered that the occurrence of unevenness in the trace polycrystalline silicon on the back surface of the substrate may cause haze and opaqueness and rough surface. The generation of the halo on the back surface tends to become prominent as the time from the substrate cleaning to the epitaxial reaction becomes longer, and the halo pattern also becomes thicker. The generation of the halo on the back causes deterioration in the yield rate of the silicon epitaxial step caused by poor appearance, which becomes a problem. That is, it is convenient to manufacture epitaxial wafers in a clean room as proposed in Patent Documents 1 and 2. The above problem still exists, that is, as the time from the substrate cleaning to the epitaxial reaction becomes longer, the back halo Becomes noticeable, and the halo pattern becomes thicker.

本揭示係鑒於上述課題而完成,其目的在於提供一種能夠抑制依存於自基板洗淨後之經過時間之背面暈環的產生而製造高品質的磊晶晶圓之方法。The present disclosure has been made in view of the above-mentioned problems, and an object thereof is to provide a method of manufacturing a high-quality epitaxial wafer capable of suppressing the occurrence of back halo depending on the elapsed time after the substrate is cleaned.

本發明者推測出,背面暈環之產生根據基板之暴露時間(自洗淨後至磊晶生長為止之時間)而不同,且因暴露環境的差異引起之暈環產生傾向之差異而受基板之暴露氛圍之影響。因此發現,於評價暴露氛圍時,暴露氛圍中之NO2 及NO3 之濃度與背面暈環之產生相關,尤其藉由使用被保管於NO2 與NO3 之濃度之合計為140 ng/m3 以下之暴露氛圍中之背面研磨矽基板而可抑制背面暈環之產生,從而完成了本發明。The inventor speculates that the generation of halo on the back surface varies according to the exposure time of the substrate (the time from the washing to the epitaxial growth), and the difference in the halo generation tendency due to the difference in the exposure environment is affected by the substrate. Expose the effects of the atmosphere. Therefore, it was found that when evaluating the exposure atmosphere, the concentrations of NO 2 and NO 3 in the exposure atmosphere are related to the occurrence of halo on the back, especially by using the total concentration of NO 2 and NO 3 stored at 140 ng / m 3 Polishing the silicon substrate on the back surface in the following exposure atmosphere can suppress the occurrence of back halo, thereby completing the present invention.

即,本揭示之一態樣之磊晶晶圓之製造方法係如下製造方法,即,將經背面研磨之矽半導體基板洗淨後保管於NO2 與NO3 之濃度之合計為140 ng/m3 以下之環境氛圍中,於該矽半導體基板上使矽磊晶層氣相生長。That is, the manufacturing method of an epitaxial wafer according to one aspect of the present disclosure is a manufacturing method in which the total concentration of NO 2 and NO 3 after cleaning the silicon semiconductor substrate polished on the back surface is stored at 140 ng / m In the ambient atmosphere below 3 , a silicon epitaxial layer is vapor-grown on the silicon semiconductor substrate.

根據本揭示之一態樣,能夠製造抑制了背面暈環之產生之高品質的磊晶晶圓。According to one aspect of the present disclosure, a high-quality epitaxial wafer capable of suppressing the occurrence of back halo can be manufactured.

又,更佳為於NO2 與NO3 之濃度之合計為10 ng/m3 以下之環境氛圍中保管矽半導體基板。藉此,於矽半導體基板上使矽磊晶層氣相生長時,可進一步抑制基板背面之霧度等級,可進一步抑制背面暈環之產生。In addition, it is more preferable to store the silicon semiconductor substrate in an environmental atmosphere in which the total concentration of NO 2 and NO 3 is 10 ng / m 3 or less. Therefore, when the silicon epitaxial layer is vapor-grown on a silicon semiconductor substrate, the haze level on the back surface of the substrate can be further suppressed, and the occurrence of halo on the back surface can be further suppressed.

以下,同時參照圖式並說明本發明之實施形態。於本實施形態中,對將本發明應用於使用單片式磊晶生長裝置之磊晶晶圓的製造之例進行說明。首先,參照圖1對單片式磊晶生長裝置之構成進行說明。Hereinafter, embodiments of the present invention will be described with reference to the drawings. In this embodiment, an example in which the present invention is applied to the production of an epitaxial wafer using a monolithic epitaxial growth device will be described. First, the structure of a monolithic epitaxial growth device will be described with reference to FIG. 1.

圖1之單片式磊晶生長裝置1具備:基板保管部2,其將洗淨後之矽半導體基板W(以下,有時簡記為基板W)以多片為1批次之方式保管;搬送路3,其以與上述基板保管部2鄰接之方式而設置;搬送機器人4,其設置於搬送路3內且將保管於基板保管部2之1片基板W搬送至下述反應爐5;反應爐5,其以與搬送路3鄰接之方式而設置,用以進行於由搬送機器人4所搬送之基板W之正面上使矽磊晶層氣相生長之反應;基座6,其設置於反應爐5內,且以使基板W之正面及背面成水平之方式載置基板W;及燈7,其設置於反應爐5之周圍,對反應爐5內進行加熱。又,磊晶生長裝置1亦具備驅動部(未圖示),其於磊晶生長時使基座6旋轉。The monolithic epitaxial growth device 1 shown in FIG. 1 includes a substrate storage unit 2 that stores the cleaned silicon semiconductor substrate W (hereinafter, sometimes simply referred to as the substrate W) in a plurality of pieces as a batch; The path 3 is provided adjacent to the substrate storage unit 2; the transfer robot 4 is installed in the transfer path 3 and transfers one substrate W stored in the substrate storage unit 2 to the reaction furnace 5 described below; The furnace 5 is provided adjacent to the conveying path 3 for performing a reaction for vapor-phase growth of a silicon epitaxial layer on the front surface of the substrate W carried by the conveying robot 4; the base 6 is provided for the reaction The substrate W is placed in the furnace 5 such that the front and back surfaces of the substrate W are horizontal; and a lamp 7 is provided around the reaction furnace 5 to heat the inside of the reaction furnace 5. The epitaxial growth device 1 also includes a driving unit (not shown) that rotates the base 6 during epitaxial growth.

基座6形成為圓盤狀,且以上表面成水平之方式由支軸8支持。於基座6之上表面,形成有用以載置基板W之槽部61。槽部61形成為直徑較基板W稍大之圓形。又,槽部61例如以僅與基板W之背面外周部接觸、且與除此以外之基板背面部位之間形成間隙之方式形成為階差形狀。再者,槽部61亦可以與基板W之背面整面接觸之方式而形成。The base 6 is formed in a disc shape, and is supported by a support shaft 8 such that the upper surface is horizontal. A groove portion 61 on which the substrate W is placed is formed on the upper surface of the base 6. The groove portion 61 is formed in a circular shape having a slightly larger diameter than the substrate W. In addition, the groove portion 61 is formed in a stepped shape, for example, so as to be in contact with only the outer peripheral portion of the back surface of the substrate W and to form a gap with other portions of the back surface of the substrate. The groove portion 61 may be formed so as to be in contact with the entire rear surface of the substrate W.

於基板保管部2與搬送路3之間設置有閘閥(未圖示)。於閘閥關閉時,基板保管部2與搬送路3之間被阻斷而無法進行基板W之出入。於閘閥打開時,基板保管部2與搬送路3之間導通而能夠進行基板W之出入。同樣地,搬送路3與反應爐5之間亦設置有用以切換其等之導通、阻斷之閘閥(未圖示)。A gate valve (not shown) is provided between the substrate storage unit 2 and the transport path 3. When the gate valve is closed, the space between the substrate storage unit 2 and the transport path 3 is blocked, and the substrate W cannot be moved in and out. When the gate valve is opened, the substrate storage unit 2 and the conveyance path 3 are conducted to allow the substrate W to be moved in and out. Similarly, a gate valve (not shown) is provided between the conveyance path 3 and the reaction furnace 5 to switch the conduction and blocking between them.

基板保管部2、搬送路3及反應爐5與大氣阻斷。又,為了防止基板保管部2中混入異物(水分、氧、金屬等),而於基板保管部2設置用以置換為氮氣等不活性氣體之構成。具體而言,連接有對基板保管部2內抽真空之泵(未圖示)、或向基板保管部2內導入氮氣等不活性氣體之氣體管(未圖示)。該氣體管連接於儲藏氮氣等不活性氣體(基板保管部2之氛圍氣體)之容器(未圖示)。同樣地,於搬送路3亦連接有導入氮氣等不活性氣體之氣體管(未圖示)。再者,圖1中,圖示有放入有純水等捕集液之採集器10、及將基板保管部2內之氛圍之一部分導引至採集器10內之管11,以評價基板保管部2內之氛圍。The substrate storage unit 2, the transport path 3, and the reaction furnace 5 are blocked from the atmosphere. In addition, in order to prevent foreign substances (moisture, oxygen, metal, etc.) from being mixed into the substrate storage unit 2, the substrate storage unit 2 is provided with a structure to be replaced with an inert gas such as nitrogen. Specifically, a pump (not shown) that evacuates the substrate storage unit 2 or a gas pipe (not shown) that introduces an inert gas such as nitrogen into the substrate storage unit 2 is connected. This gas pipe is connected to a container (not shown) that stores an inert gas such as nitrogen (atmospheric gas of the substrate storage unit 2). Similarly, a gas pipe (not shown) for introducing an inert gas such as nitrogen is also connected to the transport path 3. Furthermore, in FIG. 1, a collector 10 in which a trapping liquid such as pure water is placed, and a part of the atmosphere in the substrate storage unit 2 is guided to a tube 11 in the collector 10 to evaluate the substrate storage. Atmosphere in Department 2.

繼而,對本實施形態之磊晶晶圓之製造順序進行說明。圖2係表示該順序之流程圖。首先,準備矽半導體基板W(S1)。準備之基板W之直徑、結晶方位、導電型、電阻率等並未特別限定。作為準備之基板W,準備對正面、背面之兩者實施鏡面研磨加工後之拋光晶圓。Next, the manufacturing sequence of the epitaxial wafer according to this embodiment will be described. FIG. 2 is a flowchart showing the sequence. First, a silicon semiconductor substrate W (S1) is prepared. The diameter, crystal orientation, conductivity, and resistivity of the prepared substrate W are not particularly limited. As the prepared substrate W, a polished wafer subjected to mirror polishing processing on both the front and back surfaces is prepared.

對拋光晶圓之一般之製造方法進行說明,使用丘克拉斯基(Czochralski,CZ)法等製造具有特定之結晶方位之單晶錠(單晶生長步驟)。對所製造之單晶錠之側面進行磨削而調整外徑,於單晶錠之外周形成表示結晶方位之1個凹口(圓筒磨削步驟)。將單晶錠沿著特定之結晶方位切片成薄圓板狀之晶圓(切片步驟),為了防止該切片後之晶圓之破裂、缺損而對其外周部進行倒角(倒角步驟)。其後,將倒角後之晶圓之兩面同時磨削而使其平坦化(雙頭磨削步驟),將殘留於倒角及磨削後之晶圓上之加工變形進行蝕刻而去除(蝕刻步驟)。進而,對晶圓正面及背面進行研磨而使其鏡面化(研磨步驟)。經過該等步驟獲得拋光晶圓。A general manufacturing method of a polished wafer is described, and a single crystal ingot having a specific crystal orientation is manufactured using a Czochralski (CZ) method (single crystal growth step). The manufactured single crystal ingot is ground to adjust the outer diameter of the side surface, and a notch indicating the crystal orientation is formed on the outer periphery of the single crystal ingot (cylinder grinding step). The single crystal ingot is sliced into a thin circular plate-shaped wafer along a specific crystal orientation (slicing step), and the outer periphery of the sliced wafer is chamfered (chamfering step) in order to prevent cracking and defect of the sliced wafer. Thereafter, both sides of the chamfered wafer are simultaneously ground and flattened (double-head grinding step), and the processing distortion remaining on the chamfered and ground wafer is etched and removed (etching) step). Furthermore, the front and back surfaces of the wafer are polished to be mirror-finished (polishing step). Through these steps, a polished wafer is obtained.

繼而,對所準備之基板W(拋光晶圓)進行由SC-1洗淨及SC-2洗淨等所構成之RCA洗淨等洗淨,自基板W去除研磨劑或異物等(S2)。Then, the prepared substrate W (polished wafer) is cleaned by RCA cleaning including SC-1 cleaning and SC-2 cleaning, etc., and abrasives or foreign materials are removed from the substrate W (S2).

繼而,將洗淨後之基板W以多片為1批次之方式置於基板保管部2,於該基板保管部2中待機直至進行磊晶反應(S3)。此時,以使基板保管部2內之氛圍中的NO2 與NO3 之濃度之合計成為140 ng/m3 以下的方式管理該氛圍。例如若以使NO2 、NO3 之各濃度成為70 ng/m3 以下之方式進行管理,則NO2 與NO3 之濃度之合計成為140 ng/m3 以下。再者,只要NO2 、NO3 之合計濃度成為140 ng/m3 以下,則NO2 、NO3 之一者之濃度亦可超過70 ng/m3 。再者,更佳為使基板保管部2內之氛圍中的NO2 與NO3 之合計濃度為10 ng/m3 以下。其原因在於,如下述實施例所示,藉由使合計濃度為10 ng/m3 以下,可進一步抑制所獲得之磊晶晶圓之背面之霧度等級。Next, the washed substrates W are placed in a substrate storage unit 2 in a plurality of pieces, and the substrate W is waited in the substrate storage unit 2 until an epitaxial reaction is performed (S3). At this time, the atmosphere is managed so that the total concentration of NO 2 and NO 3 in the atmosphere in the substrate storage unit 2 is 140 ng / m 3 or less. For example, if the management is performed so that the respective concentrations of NO 2 and NO 3 become 70 ng / m 3 or less, the total concentration of NO 2 and NO 3 becomes 140 ng / m 3 or less. In addition, as long as the total concentration of NO 2 and NO 3 becomes 140 ng / m 3 or less, the concentration of one of NO 2 and NO 3 may exceed 70 ng / m 3 . Furthermore, it is more preferable that the total concentration of NO 2 and NO 3 in the atmosphere in the substrate storage unit 2 is 10 ng / m 3 or less. The reason is that, as shown in the following examples, by setting the total concentration to 10 ng / m 3 or less, the haze level of the back surface of the obtained epitaxial wafer can be further suppressed.

再者,上述合計濃度是否成為140 ng/m3 以下例如可由以下方法而確認。即,使基板保管部2內之氛圍之一部分藉由泵(未圖示)等通過管11而通氣至採集器10內之純水等捕集液而溶入至該捕集液。藉由離子層析分析等方法測定該捕集液中的NO2 - 離子濃度及NO3 - 離子濃度。將所獲得的NO2 - 離子濃度及NO3 - 離子濃度以分別成為表示基板保管部2之氛圍中的NO2 濃度及NO3 濃度者的方式進行換算,確認換算後之NO2 濃度及NO3 濃度之合計為140 ng/m3 以下。In addition, whether or not the total concentration is 140 ng / m 3 or less can be confirmed by the following method, for example. That is, a part of the atmosphere in the substrate storage unit 2 is dissolved in the trapped liquid by passing a pump (not shown) or the like through a tube 11 to a trapped liquid such as pure water in the collector 10. Ion concentration and NO 3 - - ion concentration in the collected liquid by NO 2 in the measurement method using an ion chromatographic analysis. The obtained NO 2 - ion concentration and the NO 3 - ion concentrations respectively became represent NO 2 concentration atmosphere substrate storage section 2 of the and the NO 3 concentration by way conversion, confirmed 2 concentration after the conversion of NO and NO 3 The total concentration is 140 ng / m 3 or less.

關於NO2 、NO3 濃度之降低,考慮例如於利用泵對基板保管部2內抽真空之後,將氮氣等高純度不活性氣體導入至基板保管部2內。又,亦考慮將捕集、去除基板保管部2之循環氛圍中之NOx 之化學過濾器設置於氣體導入管,改善循環氛圍之純度。Regarding the reduction of the NO 2 and NO 3 concentrations, for example, after the inside of the substrate storage unit 2 is evacuated by a pump, a high-purity inert gas such as nitrogen is introduced into the substrate storage unit 2. Further, also considered trapped, removed the chemical filter circulation substrate storage portion 2 in the atmosphere of NO x in the gas introduction pipe is provided, to improve the purity of the circulating atmosphere.

繼而,自保管於基板保管部2之基板W中選擇1片,並將所選擇之基板W搬送至反應爐5(S4)。具體而言,分別打開基板保管部2與搬送路3之間之閘閥、及搬送路3與反應爐5之間之閘閥,使搬送機器人4將保管於基板保管部2之1片基板W搬送至反應爐5,且使所搬送之基板W載置於基座6之槽部61。其後,關閉各閘閥。於圖1之例中,表示於基板保管部2設置有於上下方向收容基板W之盒(cassette)(未圖示),且自收容於該盒下側之基板W依序進行反應之例。再者,搬送路3內之氛圍例如被置換為氮氣等不活性氣體。Then, one piece is selected from the substrates W stored in the substrate storage unit 2, and the selected substrates W are transferred to the reaction furnace 5 (S4). Specifically, the gate valve between the substrate storage section 2 and the transfer path 3 and the gate valve between the transfer path 3 and the reaction furnace 5 are opened, so that the transfer robot 4 transfers one substrate W stored in the substrate storage section 2 to In the reaction furnace 5, the transferred substrate W is placed in the groove portion 61 of the susceptor 6. Thereafter, the gate valves are closed. In the example of FIG. 1, there is shown an example in which a cassette (not shown) that accommodates a substrate W in a vertical direction is provided in the substrate storage unit 2, and reactions are sequentially performed from the substrate W stored in the lower side of the cassette. The atmosphere in the transport path 3 is replaced with an inert gas such as nitrogen.

繼而,於反應爐5中在基板W之正面上藉由氣相生長而形成矽單晶膜(S5)。具體而言,使基座6旋轉,同時藉由燈7將基板W加熱至熱處理溫度(例如1050℃~1200℃)。繼而,向反應爐5內導入氫氣,進行用以去除形成於基板W之正面之自然氧化膜之氣相蝕刻。再者,該氣相蝕刻一直進行至即將進行下一步驟即氣相生長之前。繼而,將基板W降溫至氣相生長溫度(例如1050℃~1180℃),於反應爐5內,藉由分別大致水平地供給氣相生長氣體即原料氣體(例如三氯矽烷)、載氣(例如氫)及視需要之摻雜氣體(例如PH3 )而使既定膜厚之矽單晶膜於基板W之正面上氣相生長,形成矽磊晶晶圓。Then, a silicon single crystal film is formed on the front surface of the substrate W by vapor phase growth in the reaction furnace 5 (S5). Specifically, while the base 6 is rotated, the substrate W is heated to a heat treatment temperature (for example, 1050 ° C. to 1200 ° C.) by the lamp 7. Then, hydrogen gas is introduced into the reaction furnace 5 to perform gas-phase etching for removing a natural oxide film formed on the front surface of the substrate W. Furthermore, the vapor phase etching is performed until immediately before the next step, that is, vapor phase growth. Next, the substrate W is cooled down to the vapor phase growth temperature (for example, 1050 ° C to 1180 ° C), and in the reaction furnace 5, the vapor phase growth gas, ie, a raw material gas (for example, trichlorosilane) and a carrier gas (for example, trichlorosilane) are supplied approximately horizontally. For example, hydrogen) and an optional doping gas (for example, PH 3 ), a silicon single crystal film with a predetermined film thickness is vapor-grown on the front surface of the substrate W to form a silicon epitaxial wafer.

其後,將反應爐5降溫至取出溫度(例如650℃)之後,打開閘閥,藉由搬送機器人4將矽磊晶晶圓自反應爐5搬出(S6)。接著,將搬出之矽磊晶晶圓搬送至冷卻腔室(未圖示),於該冷卻腔室中冷卻之後,搬出至磊晶生長裝置1外。After that, after the reaction furnace 5 is cooled down to the take-out temperature (for example, 650 ° C.), the gate valve is opened, and the silicon epitaxial wafer is carried out of the reaction furnace 5 by the transfer robot 4 (S6). Next, the silicon epitaxial wafer is transferred to a cooling chamber (not shown), and after cooling in the cooling chamber, the silicon epitaxial wafer is transferred out of the epitaxial growth apparatus 1.

對保管於基板保管部2之1批次量之基板W依序逐片實施上述S4~S6之步驟。The steps S4 to S6 described above are sequentially performed on the substrates W in one batch in the substrate storage unit 2 one by one.

以上為本實施形態之磊晶晶圓之製造順序。此處,習知,批次初期之基板中並未產生背面暈環,但隨著成為批次後半(隨著於基板保管部中之保管時間變長)而有產生背面暈環之傾向。另一方面,於本實施形態中,使用被保管於氛圍中的NO2 、NO3 之合計濃度被管理為140 ng/m3 以下的基板保管部2之基板,故如下述實施例所示,即便於基板保管部2中之保管時間變長,亦可獲得抑制了背面暈環之產生(霧度等級)之高品質的磊晶晶圓。The above is the manufacturing sequence of the epitaxial wafer in this embodiment. Here, it is known that the back halo does not occur in the substrate in the initial stage of the batch, but it tends to occur in the second half of the batch (as the storage time in the substrate storage section becomes longer). On the other hand, in this embodiment, the substrate of the substrate storage unit 2 whose total concentration of NO 2 and NO 3 stored in the atmosphere is controlled to be 140 ng / m 3 or less is used as shown in the following examples. That is, the storage time in the substrate storage unit 2 is facilitated, and a high-quality epitaxial wafer in which generation of halo on the back surface (haze level) is suppressed can be obtained.

再者,若對藉由降低基板保管部2之氛圍中存在之NO2 、NO3 而可抑制背面暈環之機制進行推測,則由於基板保管部2之氛圍中存在NO2 、NO3 ,故基板之正面、背面暴露於氧化性氛圍而逐漸進行氧化,於正面、背面形成氧化膜。關於氧化膜之附著方式,預測根據氛圍氣體朝基板之流動方式、與基板之接觸方式,於面內出現氧化膜較厚之部位及較薄之部位。該氧化膜於磊晶生長前之熱處理中不會完全被去除,於已去除之部位及殘留有氧化膜之部位,基板背面之多晶矽之附著量出現不均,由此產生暈環。因此,認為藉由以NO2 與NO3 之合計濃度成為140 ng/m3 以下之方式管理基板保管部2之氛圍,可抑制基板保管部2內成為氧化性氛圍,且可抑制暈環產生。 實施例In addition, if the mechanism of suppressing the halo on the back surface by reducing the presence of NO 2 and NO 3 in the atmosphere of the substrate storage unit 2 is speculated, because the presence of NO 2 and NO 3 in the atmosphere of the substrate storage unit 2 , The front and back surfaces of the substrate are gradually oxidized by exposure to an oxidizing atmosphere, and an oxide film is formed on the front and back surfaces. Regarding the method of attaching the oxide film, it is predicted that a thicker part and a thinner part of the oxide film will appear in the plane according to the flow method of the atmospheric gas to the substrate and the contact method with the substrate. The oxide film will not be completely removed during the heat treatment before epitaxial growth, and unevenness in the adhesion amount of polycrystalline silicon on the back surface of the substrate occurs in the removed portion and the portion where the oxide film remains, thereby generating halo. Therefore, it is considered that by managing the atmosphere of the substrate storage unit 2 such that the total concentration of NO 2 and NO 3 becomes 140 ng / m 3 or less, the substrate storage unit 2 can be prevented from becoming an oxidizing atmosphere and the occurrence of halo can be suppressed. Examples

以下,舉出實施例及比較例對本發明更具體地進行說明,但該等並非限定本發明。Hereinafter, the present invention will be described more specifically with reference to examples and comparative examples, but these do not limit the present invention.

(實施例、比較例) 於與圖1相同構成之單片式磊晶生長裝置中,使用直徑300 mm、主表面之面方位(100)之P型矽單晶基板進行成膜。關於矽單晶基板,準備背面研磨之基板。其後,將分別準備之基板洗淨後於作為實施例之以NO2 與NO3 之合計濃度成為140 ng/m3 以下之方式管理氛圍之2例的基板保管部、及作為比較例的NO2 與NO3 之合計濃度超過140 ng/m3 之氛圍之2例的基板保管部中暴露6小時,於同一裝置中進行磊晶生長。此時,利用離子層析分析進行基板保管部之NO2 濃度及NO3 濃度之測定。具體而言,利用泵將基板保管部之氛圍提昇,通氣至採集器內之純水而溶入其中,利用離子層析測定該純水中之NO2 - 離子濃度及NO3 - 離子濃度。將所獲得之純水中的NO2 - 濃度及NO3 - 離子濃度以分別成為表示基板保管部之氛圍中的NO2 濃度及NO3 濃度者的方式進行換算。再者,假定上述6小時為1批次之後半之基板之氛圍暴露時間。(Examples and Comparative Examples) In a monolithic epitaxial growth device having the same structure as that of FIG. 1, a P-type silicon single crystal substrate having a diameter of 300 mm and a main surface plane orientation (100) was used to form a film. Regarding a silicon single crystal substrate, a substrate polished on the back is prepared. Thereafter, the separately prepared substrates were cleaned, and the substrate storage unit of the two examples for managing the atmosphere so that the total concentration of NO 2 and NO 3 became 140 ng / m 3 or less as an example, and NO as a comparative example. The substrate storage section of two cases in an atmosphere with a total concentration of 2 and NO 3 exceeding 140 ng / m 3 was exposed for 6 hours, and epitaxial growth was performed in the same device. At this time, the NO 2 concentration and the NO 3 concentration of the substrate storage section were measured by ion chromatography analysis. Specifically, using a pump portion of the substrate to enhance the storage atmosphere, it is vented to the water and dissolved within the collector wherein the pure water was measured by ion chromatography of NO 2 - ion concentration and the NO 3 - ion concentration. The water obtained in the NO 2 - concentration and the NO 3 - ion concentration to the concentration of NO 2 represent, respectively, become part of the atmosphere of the storage substrate and NO 3 concentration by way conversion. In addition, it is assumed that the above-mentioned 6 hours is the atmospheric exposure time of the substrate in the latter half of one batch.

於磊晶層成膜中,將原料氣體設為TCS(三氯矽烷),將TCS之流量設為10 L/min,將作為載氣之氫氣之流量設為50 L/min,進行膜厚10 μm之非摻雜層之反應。接著,進行反應後之磊晶晶圓之背面外觀評價、霧度等級評價。再者,所謂霧度係於磊晶晶圓之正面、背面產生之微小凹凸,若於暗室內使用聚光燈等觀察磊晶晶圓之正面、背面,則光漫反射而看上去產生白霧。霧度等級係與背面暈環之產生相關之指標,若霧度等級較大,則背面暈環產生之可能性較高。In the epitaxial layer film formation, the source gas was set to TCS (trichlorosilane), the flow rate of TCS was set to 10 L / min, and the flow rate of hydrogen gas as a carrier gas was set to 50 L / min, and the film thickness was 10 Reaction of μm undoped layer. Next, the back surface appearance evaluation and haze level evaluation of the epitaxial wafer after the reaction were performed. Moreover, the so-called haze is caused by the small unevenness on the front and back of the epitaxial wafer. If the front and back of the epitaxial wafer are observed using a spotlight or the like in a dark room, the light diffusely reflects and white haze appears. The haze level is an index related to the generation of halo on the back. If the haze level is larger, the possibility of halo on the back is higher.

背面外觀評價係於暗室中在聚光燈下(20萬勒克司)進行背面觀察、評價。霧度等級係利用KLATencor公司之微粒計數器SP1之DW(Darkfield Wide)模式所獲得之DWN-霧度峰值而進行評價。The appearance of the back was evaluated by observing and evaluating the back in a dark room under a spotlight (200,000 lux). The haze level is evaluated by using the peak DWN-haze obtained by the DW (Darkfield Wide) mode of the particle counter SP1 of KLATencor.

又,作為參考例,亦準備於基板洗淨後10分鐘以內進行了磊晶反應之磊晶晶圓,進行相同評價。於參考例中,在實施例之2例及比較例之2例之各NO2 濃度及NO3 濃度之暴露氛圍中,於基板洗淨後10分鐘以內進行磊晶反應。As a reference example, an epitaxial wafer having undergone an epitaxial reaction within 10 minutes after the substrate was cleaned was prepared, and the same evaluation was performed. In the reference example, the epitaxial reaction was performed within 10 minutes after the substrate was cleaned in the exposure atmosphere of each of the NO 2 concentration and the NO 3 concentration in the 2 examples of the example and the 2 examples of the comparative example.

將上述評價順序示於圖3。於圖3中,實施例之S31之步驟與圖2之S3之步驟相同,即,以基板保管部之氛圍中的NO2 濃度及NO3 濃度之合計成為140 ng/m3 以下的方式進行管理。相對於此,於比較例之S31之步驟中,以基板保管部之氛圍中的NO2 濃度及NO3 濃度之合計超過140 ng/m3 的方式進行管理。又,於圖3中,於S6之步驟之後追加S7之步驟(上述背面外觀評價及霧度等級評價)。除此以外,與圖2之順序相同。The evaluation order is shown in FIG. 3. In FIG. 3, the steps of S31 in the embodiment are the same as the steps of S3 in FIG. 2, that is, the management is performed so that the total of the NO 2 concentration and the NO 3 concentration in the atmosphere of the substrate storage section becomes 140 ng / m 3 or less. . On the other hand, in the step S31 of the comparative example, the total of the NO 2 concentration and the NO 3 concentration in the atmosphere of the substrate storage unit was managed so as to exceed 140 ng / m 3 . Moreover, in FIG. 3, the process of S7 is added after the process of S6 (the said external appearance evaluation and haze level evaluation). Otherwise, the procedure is the same as that of FIG. 2.

(參考例) 於參考例中,於任一NO2 濃度及NO3 濃度,晶圓背面均未確認到被認為暈環之模糊不清,DWN-霧度峰值為10 ppm左右。(Reference example) In the reference example, at any of the NO 2 concentration and the NO 3 concentration, no haze was recognized as hazy on the back of the wafer, and the peak DWN-haze was about 10 ppm.

(實施例) 實施例中之藉由離子層析分析獲得之NO2 /NO3 濃度(即,將溶入有氛圍之純水中的NO2 - /NO3 - 離子濃度以成為表示基板保管部之氛圍中的NO2 /NO3 濃度者之方式進行換算所得者)於第1例中為1.2/1.5(ng/m3 ),於第2例中為54.1/63.2(ng/m3 )。於背面外觀評價中,對於任一晶圓均未確認到被認為暈環之模糊不清,DWN-霧度峰值亦為10 ppm以下,與參考例為同等之品質。尤其第1例表現出更低之值(8 ppm以下),結果更佳。(Example) Examples of the embodiment by ion chromatographic analysis to obtain concentration of NO 3 2 / NO (i.e., the water has dissolved in an atmosphere of NO 2 - / NO 3 - ion concentration in the substrate storage portion becomes expressed The conversion of the NO 2 / NO 3 concentration in the atmosphere) is 1.2 / 1.5 (ng / m 3 ) in the first case, and 54.1 / 63.2 (ng / m 3 ) in the second case. In the evaluation of the appearance of the back surface, no haze was recognized as hazy for any of the wafers, and the peak value of DWN-haze was also 10 ppm or less, which was equivalent in quality to the reference example. In particular, the first case showed a lower value (below 8 ppm) and the result was better.

(比較例) 比較例中之藉由離子層析分析獲得之NO2 /NO3 濃度(即,將溶入有氛圍之純水中的NO2 - /NO3 - 離子濃度以成為表示基板保管部之氛圍中的NO2 /NO3 濃度者之方式進行換算所得者)於第1例中為161.0/122.7(ng/m3 ),於第2例中為451.2/223.8(ng/m3 )。背面外觀評價中對於任一晶圓均確認到了被認為暈環之模糊不清,DWN-霧度峰值於第1例中為33.5 ppm,於第2例中為59.8 ppm,與參考例相比惡化。(Comparative Example) of Comparative Examples obtained by ion chromatographic analysis of the NO 3 concentration of 2 / NO (i.e., the water has dissolved in an atmosphere of NO 2 - / NO 3 - ion concentration in the substrate storage portion becomes expressed 2 / NO 3 concentrations on the manner of an atmosphere of NO is scaled earner) is in the first embodiment, 161.0 / 122.7 (ng / m 3 ), in the second embodiment of 451.2 / 223.8 (ng / m 3 ). In the evaluation of the appearance of the back surface, it was confirmed that the haze was not clear for any of the wafers. The peak DWN-haze was 33.5 ppm in the first case and 59.8 ppm in the second case, which was worse than the reference example. .

將實施例與比較例中之NOx 離子濃度與DWN-霧度峰值之關係示於圖4、圖5。圖4表示NO2 濃度與DWN-霧度峰值之關係,圖5表示NO3 濃度與DWN-霧度峰值之關係。由圖4、圖5可知,隨著NO2 、NO3 之減少,DWN-霧度峰值降低,於70 ng/m3 附近以下與參考例相同,DWN-霧度峰值無變動。The relationship between the NO x ion concentration and the DWN-haze peak in the examples and comparative examples is shown in FIGS. 4 and 5. Fig. 4 shows the relationship between NO 2 concentration and the peak of DWN-haze, and Fig. 5 shows the relationship between the concentration of NO 3 and the peak of DWN-haze. As can be seen from FIG. 4 and FIG. 5, with the decrease of NO 2 and NO 3 , the peak value of DWN- haze decreases, and the vicinity of 70 ng / m 3 or less is the same as the reference example, and there is no change in the peak value of DWN- haze.

如此,表現為藉由使用本發明,即便為於基板保管部中之保管時間(氛圍暴露時間)較長之磊晶晶圓亦能夠降低背面暈環,尤其藉由使基板保管部之氛圍中的NO2 及NO3 之合計濃度為140 ng/m3 以下(更佳為10 ng/m3 以下)而可有效地實施背面暈環抑制。In this way, it is shown that by using the present invention, even an epitaxial wafer with a long storage time (atmosphere exposure time) in the substrate storage section can reduce the halo on the back surface, especially by making the The total concentration of NO 2 and NO 3 is 140 ng / m 3 or less (more preferably 10 ng / m 3 or less), and back halo suppression can be effectively performed.

再者,本發明並不限定於上述實施形態。上述實施形態為例示,具有與本發明之申請專利範圍所記載之技術思想實質上相同之構成、且發揮相同之作用效果者無論如何均包含於本發明之技術範圍。例如基板尺寸並不限於300 mm,對於200 mm以下之基板、或大於300 mm之基板亦可應用。又,只要為成膜矽之氣相生長裝置,則並不限於單片式磊晶生長爐,對於批量式等亦可應用。The present invention is not limited to the embodiments described above. The above-mentioned embodiment is an example, and those having substantially the same structure and technical effects described in the scope of patent application of the present invention and exhibiting the same effect are included in the technical scope of the present invention in any case. For example, the size of the substrate is not limited to 300 mm. It can also be applied to substrates below 200 mm or substrates larger than 300 mm. In addition, as long as it is a vapor-phase growth device for forming silicon, it is not limited to a monolithic epitaxial growth furnace, and can be applied to a batch type or the like.

1‧‧‧單片式磊晶生長裝置1‧‧‧ Monolithic epitaxial growth device

2‧‧‧基板保管部2‧‧‧Substrate storage department

3‧‧‧搬送路3‧‧‧ transport road

4‧‧‧搬送機器人4‧‧‧ transfer robot

5‧‧‧反應爐5‧‧‧Reactor

6‧‧‧基座6‧‧‧ base

61‧‧‧基座之槽部61‧‧‧Slot section of base

7‧‧‧燈7‧‧‧ lights

8‧‧‧支軸8‧‧‧ support

10‧‧‧採集器10‧‧‧ Collector

11‧‧‧管11‧‧‧ tube

W‧‧‧矽半導體基板W‧‧‧ silicon semiconductor substrate

圖1係單片式磊晶生長裝置之概略構成圖。 圖2係表示磊晶晶圓之製造順序之流程圖。 圖3係表示實施例、比較例之評價順序之流程圖。 圖4係表示基板洗淨後之暴露氛圍中之NO2 濃度、與磊晶晶圓背面之DWN-霧度峰值之關係的圖。 圖5係表示基板洗淨後之暴露氛圍中之NO3 濃度、與磊晶晶圓背面之DWN-霧度峰值之關係的圖。FIG. 1 is a schematic configuration diagram of a monolithic epitaxial growth device. FIG. 2 is a flowchart showing the manufacturing sequence of an epitaxial wafer. FIG. 3 is a flowchart showing an evaluation procedure of Examples and Comparative Examples. FIG. 4 is a graph showing the relationship between the concentration of NO 2 in the exposed atmosphere after the substrate is cleaned and the peak DWN-haze of the epitaxial wafer. FIG. 5 is a graph showing the relationship between the NO 3 concentration in the exposed atmosphere after the substrate was cleaned and the peak DWN-haze of the epitaxial wafer.

Claims (2)

一種磊晶晶圓之製造方法,其將經背面研磨之矽半導體基板洗淨後保管於NO2 與NO3 之濃度之合計為140 ng/m3 以下之環境氛圍中,於該矽半導體基板上使矽磊晶層氣相生長。An epitaxial wafer manufacturing method, which cleans a silicon semiconductor substrate polished on the backside and stores it in an ambient atmosphere with a total concentration of NO 2 and NO 3 of 140 ng / m 3 or less, and places the silicon semiconductor substrate on the silicon semiconductor substrate. The silicon epitaxial layer is vapor-grown. 如請求項1所述之磊晶晶圓之製造方法,其中,上述合計為10 ng/m3 以下。The method for manufacturing an epitaxial wafer according to claim 1, wherein the total amount is 10 ng / m 3 or less.
TW107127577A 2017-10-27 2018-08-08 Manufacturing method of epitaxial wafer TWI788399B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017208267A JP6770720B2 (en) 2017-10-27 2017-10-27 Manufacturing method of epitaxial wafer
JPJP2017-208267 2017-10-27

Publications (2)

Publication Number Publication Date
TW201923847A true TW201923847A (en) 2019-06-16
TWI788399B TWI788399B (en) 2023-01-01

Family

ID=66246829

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107127577A TWI788399B (en) 2017-10-27 2018-08-08 Manufacturing method of epitaxial wafer

Country Status (5)

Country Link
JP (1) JP6770720B2 (en)
KR (1) KR102585395B1 (en)
CN (1) CN111095487B (en)
TW (1) TWI788399B (en)
WO (1) WO2019082450A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113463181B (en) * 2021-09-03 2021-11-02 江苏矽时代材料科技有限公司 Semiconductor monocrystalline silicon growth device

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001023649A1 (en) * 1999-09-29 2001-04-05 Shin-Etsu Handotai Co., Ltd. Wafer, epitaxial filter, and method of manufacture thereof
JP4070949B2 (en) * 1999-09-29 2008-04-02 三益半導体工業株式会社 Wafer, epitaxial wafer and manufacturing method thereof
JPWO2002053267A1 (en) * 2000-12-27 2004-04-30 株式会社ニコン Fan filter unit and manufacturing method thereof, exposure apparatus, and device manufacturing method
JP2004176978A (en) * 2002-11-26 2004-06-24 Nippon Shokubai Co Ltd Cleaning/air-conditioning method of air supplied to semiconductor manufacturing device and air cleaning/air-conditioning unit of semiconductor manufacturing device
JP2009138977A (en) 2007-12-04 2009-06-25 Shinwa Controls Co Ltd Method of preparing air of high purity
JP5202934B2 (en) 2007-12-04 2013-06-05 伸和コントロールズ株式会社 Preparation method of ultra-high purity air
JP2012054364A (en) * 2010-08-31 2012-03-15 Nobuyuki Akiyama Manufacturing method of silicon thin film, manufacturing method of silicon thin film solar cell, silicon thin film, silicon thin film solar cell
JP2018134564A (en) * 2015-05-25 2018-08-30 伸和コントロールズ株式会社 Air purification system

Also Published As

Publication number Publication date
JP2019080026A (en) 2019-05-23
TWI788399B (en) 2023-01-01
JP6770720B2 (en) 2020-10-21
CN111095487B (en) 2023-08-15
CN111095487A (en) 2020-05-01
KR20200070215A (en) 2020-06-17
WO2019082450A1 (en) 2019-05-02
KR102585395B1 (en) 2023-10-10

Similar Documents

Publication Publication Date Title
TWI651767B (en) Method of forming strain-relaxed buffer layers
US7432186B2 (en) Method of surface treating substrates and method of manufacturing III-V compound semiconductors
US7993452B2 (en) Method of manufacturing epitaxial silicon wafer
WO2011142074A1 (en) Silicon carbide epitaxial wafer and process for production thereof, silicon carbide bulk substrate for epitaxial growth purposes and process for production thereof, and heat treatment apparatus
US20070066082A1 (en) Epitaxially coated silicon wafer and method for producing epitaxially coated silicon wafer
KR20010107686A (en) Method for the Production of an Epitaxially Grown Semiconductor Wafer
JPWO2005057640A1 (en) Epitaxial wafer and method for manufacturing the same
TW201005803A (en) Silicon epitaxial wafer and method for manufacturing the same
TWI788399B (en) Manufacturing method of epitaxial wafer
TWI254362B (en) Epitaxial growth method
JP3491463B2 (en) Method of manufacturing silicon mirror wafer and processing apparatus of silicon wafer
TWI547975B (en) Method for treating a substrate in a process chamber, method and apparatus for treating a substrate, method for preparing a substrate for deposition in a process chamber and semiconductor structure
JP3116487B2 (en) Method for manufacturing semiconductor epitaxial substrate
JPH09266212A (en) Silicon wafer
JP2002020200A (en) Method of producing epitaxial silicon wafer
JP2007080958A (en) Method of manufacturing epitaxial wafer and epitaxial wafer manufactured therewith
JP2006173425A (en) Semiconducting crystal wafer
US20220375751A1 (en) Integrated epitaxy and preclean system
JP2002164286A (en) Method of manufacturing silicon single-crystal substrate and silicon epitaxial wafer
JP7063259B2 (en) Manufacturing method of silicon epitaxial wafer
JP4947393B2 (en) Manufacturing method of semiconductor substrate
JP2015035460A (en) Method of manufacturing epitaxial wafer
JP2020194899A (en) Manufacturing method for semiconductor silicon wafer
JPH03195016A (en) Thermal cleaning method of si substrate; epitaxial growth and heat treatment apparatus
JP2019121625A (en) Cleaning method of vapor growth device