TW201923842A - Method for heat-treating substrate - Google Patents

Method for heat-treating substrate Download PDF

Info

Publication number
TW201923842A
TW201923842A TW107133388A TW107133388A TW201923842A TW 201923842 A TW201923842 A TW 201923842A TW 107133388 A TW107133388 A TW 107133388A TW 107133388 A TW107133388 A TW 107133388A TW 201923842 A TW201923842 A TW 201923842A
Authority
TW
Taiwan
Prior art keywords
atoms
silicon substrate
silicon
substrate
epitaxial layer
Prior art date
Application number
TW107133388A
Other languages
Chinese (zh)
Inventor
鈴木克佳
Original Assignee
日商信越半導體股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商信越半導體股份有限公司 filed Critical 日商信越半導體股份有限公司
Publication of TW201923842A publication Critical patent/TW201923842A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

The present invention is a method for heat-treating a substrate, the method being characterized by including: (1) a step for preparing a silicon substrate having a region with a boron concentration of 2*1019 atoms/cm3 or more; (2) a step for performing ion implantation A on a surface of the silicon substrate; and (3) a step for performing RTA heat-treatment on the silicon substrate and restoring ion implantation residual defects in the silicon substrate. This provides a method for heat-treating a substrate, the method being convenient and not generating ion implantation residual defects.

Description

基板的熱處理方法Heat treatment method of substrate

本發明係關於一種基板的熱處理方法,係為關於在於矽基板或半導體基板注入原子或離子後,於施加結晶性回復熱處理(RTA熱處理)時殘留的離子注入殘留缺陷的減輕法的技術。The present invention relates to a method for heat treatment of a substrate, and relates to a technique for mitigating a residual defect of ion implantation that remains after applying a crystalline recovery heat treatment (RTA heat treatment) after a silicon substrate or a semiconductor substrate is implanted with atoms or ions.

半導體裝置的製造步驟中,使用有將雜質原子離子化而加速,打入於半導體基板(矽基板)的離子注入法。為了形成源區域及汲區域的擴散層,作為n型雜質而注入磷、砷及銻,作為p型雜質而注入硼及二氟化硼。對矽單晶基板注入離子則晶格位置的矽原子將會被彈出,產生晶格間矽(以下稱為I)及其餘下空位的空孔(以下稱為V),使結晶性降低。在離子的注入量多時,結晶構造變化,形成了雖無長距離秩序但有短距離秩序的非晶態層(以下稱為非晶層)。In the manufacturing process of the semiconductor device, an ion implantation method is used in which impurity atoms are ionized and accelerated, and the semiconductor substrate (silicon substrate) is implanted. To form a diffusion layer in the source region and the drain region, phosphorus, arsenic, and antimony are implanted as n-type impurities, and boron and boron difluoride are implanted as p-type impurities. By implanting ions into a silicon single crystal substrate, silicon atoms at the lattice position will be ejected, and inter-lattice silicon (hereinafter referred to as I) and other vacancies (hereinafter referred to as V) will be generated, which will reduce crystallinity. When the ion implantation amount is large, the crystal structure changes, and an amorphous layer (hereinafter referred to as an amorphous layer) having a short-distance order is formed although there is no long-distance order.

上述的離子注入後,雖然為了使結晶性回復而進行熱處理,但會有在熱處理後殘留有I凝結的缺陷而使裝置特性惡化的問題。離子注入殘留缺陷係不受基板構造影響而形成,例如,不僅是習知的平面型,在使用於細微的尖端裝置的鰭式構造中亦會形成。又,特別是近年來製程低溫化,有無法充分回復結晶性而缺陷殘留的顧慮。After the above-mentioned ion implantation, although heat treatment is performed in order to restore the crystallinity, there is a problem that I condensation defects remain after the heat treatment and the device characteristics are deteriorated. Ion implantation residual defects are formed without being affected by the structure of the substrate. For example, they are not only a conventional planar type but also a fin structure used in a fine tip device. In addition, especially in recent years, the manufacturing process has been lowered in temperature, and there is a concern that the crystallinity cannot be sufficiently restored and defects remain.

作為使離子注入殘留缺陷減少的方法,於專利文獻1中提出有一種於進行離子注入前於半導體基板的表面披覆緩衝層,自緩衝層之上離子注入,以將結晶缺陷取入至緩衝層與擴散層之間的方法。但是,專利文獻1所記載的方法,必須在離子注入前形成緩衝層,而有製程數增加的問題。As a method for reducing the residual defects of ion implantation, Patent Document 1 proposes a method of coating a buffer layer on the surface of a semiconductor substrate before performing ion implantation, and ion implanting from the buffer layer to take crystal defects into the buffer layer. And diffusion layer. However, the method described in Patent Document 1 requires a buffer layer to be formed before ion implantation, and there is a problem that the number of processes increases.

又,專利文獻2中,提出有一種藉由使用於基板將碳離子注入後形成磊晶層的半導體機基板,藉由碳將氧的沉澱加速而形成高密度的結晶缺陷,藉由該結晶缺陷將殘留缺陷吸除而使缺陷減少的方法。但是,專利文獻2所記載的方式,必須將一般的半導體製程中不使用的碳予以注入,而有通用性低的問題。Further, Patent Document 2 proposes a semiconductor device substrate in which an epitaxial layer is formed by implanting carbon ions into a substrate, and the precipitation of oxygen is accelerated by carbon to form high-density crystal defects. A method for removing residual defects and reducing defects. However, the method described in Patent Document 2 requires injection of carbon that is not used in a general semiconductor process, and has a problem of low versatility.

專利文獻3中,提出有於磷或硼濃度為2×1019 atoms/cm2 以上的矽基板的裏面形成有CVD氧化膜,而於表面注入有碳離子的晶圓形成磊晶矽層的磊晶晶圓,及磊晶晶圓的製造方法。裏面的CVD氧化膜,為用以於磊晶成長時,自磷或硼自矽基板的裏面向外側擴散,而用於抑制磊晶成長的氛圍被摻雜汙染。表面注入有碳離子,是為了用以將自基板向磊晶層的基板中的摻雜的擴散予以抑制。雖然裏面的CVD氧化膜在抑制向外擴散的點上為有效,但會成為晶圓的翹曲的原因,而有帶給裝置的製造不良影響的場合。又,於離子注入後的結晶性回復熱處理步驟中,雖然以放射溫度計測定晶圓的溫度,但因為有CVD氧化膜而無法正確地測定溫度。放射溫度計係將自高溫物體所放射的紅外線的強度換算成溫度,若是形成圖案,或是放射率改變,則無法正確地測定。由於若是於晶圓表面形成裝置層,便無法測定正確的溫度,因此雖然測定晶圓裏面的溫度,但若裏面有CVD氧化膜則無法正確地測定,而造成問題。 〔先前技術文獻〕Patent Document 3 proposes an epitaxial silicon layer having a CVD oxide film formed on a silicon substrate having a phosphorus or boron concentration of 2 × 10 19 atoms / cm 2 or more, and a wafer having carbon ions implanted on the surface. Wafer, and manufacturing method of epitaxial wafer. The CVD oxide film inside is used for epitaxial growth, from phosphorus or boron diffuses from the inside of the silicon substrate to the outside, and the atmosphere used to suppress the epitaxial growth is contaminated by doping. Carbon ions are implanted on the surface to suppress the diffusion of doping from the substrate to the substrate of the epitaxial layer. Although the CVD oxide film inside is effective in suppressing out-diffusion, it may cause the warpage of the wafer, and may have an adverse effect on the manufacturing of the device. Further, in the crystalline recovery heat treatment step after the ion implantation, although the temperature of the wafer was measured with a radiation thermometer, the temperature could not be accurately measured due to the presence of a CVD oxide film. The radiation thermometer converts the intensity of infrared rays emitted from a high-temperature object into a temperature. If the pattern is formed or the emissivity is changed, it cannot be accurately measured. Because if the device layer is formed on the wafer surface, the correct temperature cannot be measured. Therefore, although the temperature inside the wafer is measured, if the CVD oxide film is inside, it cannot be accurately measured, which causes a problem. [Previous Technical Literature]

專利文獻1:日本特開平5-55232號公報 專利文獻2:日本特開平6-338507號公報 專利文獻3:專利5440693號公報Patent Document 1: Japanese Patent Application Laid-Open No. 5-55232 Patent Document 2: Japanese Patent Application Laid-Open No. 6-338507 Patent Literature 3: Patent Publication No. 5440693

〔發明欲解決的問題〕 本發明有鑑於上述習知技術的問題點,目的在於提供一種,便利性良好且不產生離子注入殘留缺陷的基板的熱處理方法。 〔解決問題的技術手段〕[Problems to be Solved by the Invention] The present invention has been made in view of the problems of the conventional technology described above, and an object thereof is to provide a method for heat treatment of a substrate that has good convenience and does not cause residual defects of ion implantation. [Technical means to solve the problem]

為了達成上述課題,本發明提供一種基板的熱處理方法,包含:步驟一,準備一矽基板,該矽基板係具有硼濃度為2×1019 atoms/cm3 以上的區域;步驟二,於該矽基板的表面進行離子注入A;以及步驟三,於該矽基板進行RTA熱處理,使該矽基板的離子注入之殘留缺陷予以回復。In order to achieve the above-mentioned subject, the present invention provides a method for heat-treating a substrate, including: step one, preparing a silicon substrate having a region having a boron concentration of 2 × 10 19 atoms / cm 3 or more; and step two, applying the silicon Ion implantation A is performed on the surface of the substrate; and step 3, RTA heat treatment is performed on the silicon substrate, so that residual defects of ion implantation of the silicon substrate are recovered.

藉由如此的基板的熱處理方法,藉由離子注入A所導入的晶格間矽(以下稱為I)與高濃度存在的硼結合,以阻礙I的凝集,而能夠防止殘留缺陷的形成。By such a substrate heat treatment method, inter-lattice silicon (hereinafter referred to as I) introduced by ion implantation A is combined with boron present at a high concentration to prevent the aggregation of I and prevent the formation of residual defects.

又,使準備的該矽基板,係為經過於硼為2×1019 atoms/cm3 以上的濃度的摻雜為佳。The prepared silicon substrate is preferably doped at a concentration of boron at a concentration of 2 × 10 19 atoms / cm 3 or more.

本發明中,作為準備的矽基板,能夠使用如此矽基板整體經過高濃度硼摻雜之物。In the present invention, as the prepared silicon substrate, it is possible to use a substance in which the entire silicon substrate is doped with boron at a high concentration.

又,使準備的該矽基板,係為於該矽基板上形成一矽磊晶層,該矽磊晶層的硼濃度較該矽基板低為佳。In addition, the prepared silicon substrate is formed to form a silicon epitaxial layer on the silicon substrate, and the boron concentration of the silicon epitaxial layer is preferably lower than that of the silicon substrate.

藉由準備如此的矽基板,能夠得到適用於在於裝置形成區域(上面)不欲使用高濃度的硼層時的經過RTA熱處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate that has undergone RTA heat treatment when it is not intended to use a high-concentration boron layer in the device formation region (upper surface).

此時,該矽磊晶層的厚度為0.01μm以上且20μm以下為佳。At this time, the thickness of the silicon epitaxial layer is preferably 0.01 μm or more and 20 μm or less.

藉由為如此的厚度,由於能夠使藉由離子注入A所導入矽磊晶層的I在RTA熱處理步驟中向矽磊晶層中擴散,而與矽基板中的硼結合,因而使離子注入部過剩的I的量減少,而能夠防止殘留缺陷的形成。With such a thickness, since the I introduced into the silicon epitaxial layer by ion implantation A can be diffused into the silicon epitaxial layer during the RTA heat treatment step and combined with boron in the silicon substrate, the ion implantation portion can be made. The amount of excess I is reduced, and the formation of residual defects can be prevented.

又,使準備的該矽基板,係為於該矽基板,藉由施加硼或含有硼的團簇的離子注入B,形成硼的峰值濃度為2×1019 atoms/cm3 以上且5×1021 atoms/cm3 以下的區域後,於該矽基板上形成一矽磊晶層為佳。In addition, the prepared silicon substrate was made of the silicon substrate, and the peak concentration of boron was formed to be 2 × 10 19 atoms / cm 3 or more and 5 × 10 by applying ion implantation B of boron or a cluster containing boron. After an area of 21 atoms / cm 3 or less, a silicon epitaxial layer is preferably formed on the silicon substrate.

藉由準備如此的矽基板,能夠得到適用於希望上面及下面的硼量少,又希望不讓殘留缺陷形成時的經RTA熱處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate that is suitable for the RTA heat treatment when the amount of boron on the upper and lower sides is desired and the residual defects are not formed.

此時,該磊晶層的厚度為0.01μm以上且20μm以下為佳。At this time, the thickness of the epitaxial layer is preferably 0.01 μm or more and 20 μm or less.

藉由為如此厚度,由於能夠使藉由離子注入A所導入矽磊晶層的I在RTA熱處理步驟中向矽磊晶層中擴散,而於矽基板中與藉由離子注入B所注入的硼結合,因而使藉由離子注入A的離子注入部的過剩的I的量減少,而能夠防止殘留缺陷的形成。With such a thickness, since the I introduced into the silicon epitaxial layer by ion implantation A can be diffused into the silicon epitaxial layer in the RTA heat treatment step, and the boron implanted by ion implantation B in the silicon substrate Due to the combination, the amount of excess I in the ion implantation portion of the ion implantation A is reduced, and the formation of residual defects can be prevented.

又,使準備的該矽基板係為於硼濃度為1×1012 atoms/cm3 以上且2×1019 atoms/cm3 以下的矽基板上,形成有硼濃度為2×1019 atoms/cm3 以上且1×1021 atoms/cm3 以下的一矽磊晶層為佳。In addition, the prepared silicon substrate was a silicon substrate having a boron concentration of 2 × 10 19 atoms / cm 3 or more and a boron concentration of 1 × 10 12 atoms / cm 3 or more and 2 × 10 19 atoms / cm 3 or less. A silicon epitaxial layer of 3 or more and 1 × 10 21 atoms / cm 3 or less is preferred.

藉由準備如此的矽基板,能夠得到適用於希望減少基板下面的硼量少,又希望不讓殘留缺陷形成時的經RTA熱處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate which is suitable for the RTA heat treatment when it is desired to reduce the amount of boron below the substrate and to prevent the formation of residual defects.

此時,該磊晶層的厚度為0.01μm以上且100μm以下為佳。At this time, the thickness of the epitaxial layer is preferably 0.01 μm or more and 100 μm or less.

藉由為如此厚度,由於矽磊晶層中的硼的存在量,足以捕獲藉由離子注入A所導入的I,因而能夠防止缺陷的形成。With such a thickness, the presence of boron in the silicon epitaxial layer is sufficient to capture the I introduced by ion implantation A, so that the formation of defects can be prevented.

此時,於該矽磊晶層的表面,進一步形成硼濃度為1×1012 atoms/cm3 以上且2×1019 atoms/cm3 以下的矽磊晶層為佳。At this time, it is preferable to further form a silicon epitaxial layer having a boron concentration of 1 × 10 12 atoms / cm 3 or more and 2 × 10 19 atoms / cm 3 or less on the surface of the silicon epitaxial layer.

準備如此的矽基板,能夠得到適用於希望上面及下面的硼量少且,又希望不讓殘留缺陷形成時的經RTA熱處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate that is subjected to RTA heat treatment when it is desired that the amount of boron on the upper and lower surfaces is small and that no residual defects are formed.

又,該進一步形成的磊晶層的厚度為0.01μm以上且20μm以下為佳。The thickness of the further formed epitaxial layer is preferably 0.01 μm or more and 20 μm or less.

藉由為如此的厚度,藉由離子注入A被導入進一步形成的矽磊晶層的I,在RTA熱處理步驟中,擴散於進一步形成的矽磊晶層中,而能夠與矽磊晶層中的硼結合,因而使離子注入部的過剩的I量減少,而能夠防止缺陷的形成。By having such a thickness, I, which is introduced into the further formed silicon epitaxial layer by ion implantation A, is diffused in the further formed silicon epitaxial layer during the RTA heat treatment step, and can interact with the silicon epitaxial layer. The boron bond reduces the excess amount of I in the ion implantation portion and prevents the formation of defects.

又,準備的該矽基板,係為於該矽基板上形成硼濃度為2×1019 atoms/cm3 以上且1×1021 atoms/cm3 以下的一矽磊晶層後,進一步形成硼濃度較該矽磊晶層為低的矽磊晶層為佳。In addition, the prepared silicon substrate is formed on the silicon substrate by forming a silicon epitaxial layer having a boron concentration of 2 × 10 19 atoms / cm 3 or more and 1 × 10 21 atoms / cm 3 or less, and further forming a boron concentration. It is better that the epitaxial layer is lower than the epitaxial layer.

準備如此的矽基板,能夠得到沒有形成離子注入殘留缺陷的經RTA熱處理的矽基板。By preparing such a silicon substrate, an RTA heat-treated silicon substrate can be obtained without forming residual defects of ion implantation.

又,於該步驟三中,以RTA處理的該矽基板,係為於表面沒有形成氧化膜為佳。In the third step, the silicon substrate treated with RTA is preferably formed without an oxide film on the surface.

藉由為如此的RTA熱處理的矽基板,能夠抑制晶圓的翹曲,且在RTA熱處理時,以放射溫度計容易地測定溫度。With a silicon substrate heat-treated for such RTA, warpage of the wafer can be suppressed, and the temperature can be easily measured with a radiation thermometer during the RTA heat treatment.

又,該離子注入A的注入劑量,為1×1011 atoms/cm2 以上且1×1016 atoms/cm2 以下為佳。The implantation dose of the ion implantation A is preferably 1 × 10 11 atoms / cm 2 or more and 1 × 10 16 atoms / cm 2 or less.

藉由為如此的離子注入A的注入劑量,能夠穩定而注入離子,且能夠為藉由本發明而得以防止缺陷的形成的程度的離子注入量。By such an implantation dose of the ion implantation A, ions can be implanted stably, and the ion implantation can be performed to the extent that the formation of defects can be prevented by the present invention.

又,該RTA熱處理係為以800℃以上且1300℃以下的溫度,維持0.1秒以上且100秒以內的時間為佳。The RTA heat treatment is preferably performed at a temperature of 800 ° C. to 1300 ° C. for a time of 0.1 seconds to 100 seconds.

藉由為如此的RTA條件,能夠確實地回復結晶性而防止缺陷的產生,且能夠使製程不會變得過長。By adopting such RTA conditions, it is possible to reliably restore crystallinity and prevent the occurrence of defects, and it is possible to prevent the manufacturing process from becoming too long.

又,準備的該矽基板,於該矽基板上形成有凸狀的一Fin構造部為佳。In addition, the prepared silicon substrate is preferably formed with a convex Fin structure portion on the silicon substrate.

本發明中,能夠準備如此的矽基板而進行熱處理,由於離子注入殘留缺陷係不受基板形狀影響而形成,因而能夠得到適用於防止於FinFET製程中的缺陷的形成的場合的經RTA熱處理的矽基板。 〔對照先前技術之功效〕In the present invention, such a silicon substrate can be prepared and heat-treated, and since the residual defects of ion implantation are formed without being affected by the shape of the substrate, RTA-treated silicon suitable for preventing the formation of defects in the FinFET process can be obtained. Substrate. [Contrast with the effect of the prior art]

如同前述,依據本發明,能夠提供一種便利性佳且不產生離子注入殘留缺陷的基板的熱處理方法。又,依據本案,能夠藉由使用例如形成有含峰值濃度2×1019 atoms/cm3 以上且5×1021 atoms/cm3 以下的硼的區域的矽基板,以防止離子注入殘留缺陷的形成,而能夠得到高產率。As described above, according to the present invention, it is possible to provide a method for heat-treating a substrate that is excellent in convenience and does not cause residual defects of ion implantation. Further, according to the present case, it is possible to prevent the formation of ion implantation residual defects by using a silicon substrate having a region containing boron having a peak concentration of 2 × 10 19 atoms / cm 3 or more and 5 × 10 21 atoms / cm 3 or less. , And can obtain high yields.

如同上述,尋求開發一種便利性佳且不產生離子注入殘留缺陷的基板熱處理方法。As described above, it is sought to develop a substrate heat treatment method which is convenient and does not cause residual defects of ion implantation.

如同上述,習知技術必須增加製程數,或是導入一般不作為離子注入元素的碳。對此,本案發明人對簡單且確實防止離子注入殘留缺陷的形成反復精心研討的結果,發現使用例如形成有含峰值濃度2×1019 atoms/cm3 以上且5×1021 atoms/cm3 以下的硼的區域的矽基板,藉此硼能夠阻礙I的凝集,而防止離子注入殘留缺陷的形成,而完成了本發明。As mentioned above, conventional techniques must increase the number of processes or introduce carbon that is not generally used as an ion implantation element. In response to this, the inventors of the present invention have repeatedly and carefully studied the formation of simple and reliable prevention of ion implantation residual defects, and found that, for example, a peak concentration of 2 × 10 19 atoms / cm 3 to 5 × 10 21 atoms / cm 3 is used . A silicon substrate in the region of boron, whereby the boron can hinder the agglomeration of I and prevent the formation of residual defects of ion implantation, has completed the present invention.

即本發明為一種基板的熱處理方法,包含:步驟一,準備一矽基板,該矽基板係具有硼濃度為2×1019 atoms/cm3 以上的區域;步驟二,於該矽基板的表面進行離子注入A;以及步驟三,於該矽基板進行RTA熱處理,使該矽基板的離子注入之殘留缺陷予以回復。That is, the present invention is a method for heat treatment of a substrate, including the following steps: preparing a silicon substrate having a region having a boron concentration of 2 × 10 19 atoms / cm 3 or more; and performing a second step on the surface of the silicon substrate. Ion implantation A; and step three, performing RTA heat treatment on the silicon substrate to recover the residual defects of ion implantation of the silicon substrate.

以下雖詳細說明關於本發明,但本發明並不限定於此。Although the present invention is described in detail below, the present invention is not limited thereto.

若對矽單晶基板注入離子,則晶格位置的矽原子將會被彈出,產生晶格間矽(以下稱為I)及其餘下空位的空孔(以下稱為V)。當為了使結晶性回復而進行熱處理,則V與I或所注入的原子結合,而殘留過剩的I。過剩的I在熱處理的過程中凝集,形成{311}缺陷及差排環。{311}缺陷為I沿{311}面凝集的缺陷。為了防止缺陷形成,阻礙I的凝集係為重要。本發明中,以離子注入所導入的I與硼結合,藉此能夠阻礙I的凝集。If ions are implanted into the silicon single crystal substrate, silicon atoms at the lattice position will be ejected, and inter-lattice silicon (hereinafter referred to as I) and other vacancies (hereinafter referred to as V) will be generated. When the heat treatment is performed to restore the crystallinity, V is bonded to I or the implanted atoms, and excess I remains. Excessive I aggregates during the heat treatment to form {311} defects and poorly aligned rings. The {311} defect is a defect where I agglomerates along the {311} plane. In order to prevent the formation of defects, it is important to hinder the agglutination system of I. In the present invention, the I introduced by ion implantation is combined with boron, whereby the aggregation of I can be prevented.

[步驟一] 步驟一為準備,具有硼濃度為2×1019 atoms/cm3 以上的區域的矽基板的步驟。[Step 1] Step 1 is a step of preparing a silicon substrate having a region having a boron concentration of 2 × 10 19 atoms / cm 3 or more.

以離子注入所導入的I與硼結合,藉此能夠阻礙I的凝集。若使硼的濃度為2×1019 atoms/cm3 以上的濃度,則能夠防止殘留缺陷的形成。The I introduced by ion implantation is combined with boron, whereby the aggregation of I can be prevented. When the concentration of boron is set to a concentration of 2 × 10 19 atoms / cm 3 or more, the formation of residual defects can be prevented.

矽基板的製造方法並無特別限定,可使用藉由柴可斯基法(Czochralski Method,以下稱為CZ法)所製造的矽基板,亦可使用藉由浮熔帶法(Floating Zone Method,以下稱為FZ法)所製造的矽基板。The manufacturing method of the silicon substrate is not particularly limited, and a silicon substrate manufactured by the Czochralski Method (hereinafter referred to as the CZ method) may be used, or a floating zone method (hereinafter referred to as the Floating Zone Method) may be used. (Referred to as the FZ method).

又,將上述準備的矽基板,為於上方形成有具有凸狀的Fin構造部之物為佳。由於離子注入殘留缺陷係不受基板形狀而形成,故適合於防止在FinFET製程中的缺陷的形成的場合。In addition, it is preferable that the prepared silicon substrate is a product having a convex Fin structure portion formed thereon. Since the ion implantation residual defects are not formed by the shape of the substrate, they are suitable for preventing the formation of defects in the FinFET process.

以下進一步詳細說明關於步驟一中具有硼的高濃度區域的準備的矽基板的各樣態。Hereinafter, each aspect of the prepared silicon substrate having a high-concentration region of boron in step 1 will be described in further detail.

<樣態1> 使準備的矽基板為經過以硼為2×1019 atom/cm3 以上的濃度摻雜之物為佳,以2×1019 atom/cm3 以上且為1×1021 atom/cm3 以下較佳。如此,本發明中於準備的矽基板整體將硼以高濃度且均勻地摻雜,藉此能夠成為具有硼的高濃度區域者。如此的矽基板,能夠藉由在以CZ法或FZ法育成矽單晶時將硼高濃度地摻雜,自所得的單晶晶棒切出矽基板而準備。若為低於1×1021 atom/cm3 的濃度,則由於硼溶解於結晶中而容易導入。若為2×1019 atom/cm3 以上的濃度,則由於藉由離子注入A被導入基板的I與硼結合,阻礙I的凝集,而能夠防止殘留缺陷的形成。<Like state 1> so that the silicon substrate is prepared through boron-2 × 10 19 atom / the doping concentration was preferably at least 3 cm to 2 × 10 19 atom / cm 3 or more and 1 × 10 21 atom / cm 3 or less is preferred. In this way, the entire silicon substrate prepared in the present invention is uniformly doped with boron at a high concentration, thereby being able to be a person having a high concentration region of boron. Such a silicon substrate can be prepared by doping boron at a high concentration when a silicon single crystal is grown by the CZ method or the FZ method, and cutting out the silicon substrate from the obtained single crystal rod. When the concentration is lower than 1 × 10 21 atom / cm 3 , boron is easily introduced because the boron is dissolved in the crystal. When the concentration is 2 × 10 19 atom / cm 3 or more, since the I introduced into the substrate by ion implantation A and boron are combined, the aggregation of I is hindered, and the formation of residual defects can be prevented.

又,作為上述的準備的基板,能夠使用於該矽基板上形成有硼濃度低於該矽基板的矽磊晶層之物。In addition, as the prepared substrate, a silicon epitaxial layer having a lower boron concentration than that of the silicon substrate can be formed on the silicon substrate.

此時,由於藉由離子注入A於矽磊晶層產生的I會迅速擴散,將在RTA熱處理步驟中擴散於磊晶層中,而擴散到含有高濃度硼的矽基板。擴散至矽基板的I與硼結合,使離子注入部的矽磊晶層的過剩的I的量減少,故能夠防止缺陷的形成。因此,離子注入部不必須要被包含在高濃度的硼區域,離子注入部與高濃度硼區域的距離亦能夠有距離。At this time, since the I generated in the silicon epitaxial layer by ion implantation A will rapidly diffuse, it will diffuse into the epitaxial layer during the RTA heat treatment step, and then diffuse to the silicon substrate containing high concentration boron. The I diffused into the silicon substrate is combined with boron to reduce the amount of excess I in the silicon epitaxial layer of the ion implantation portion, so that the formation of defects can be prevented. Therefore, the ion implantation portion does not need to be included in the high-concentration boron region, and the distance between the ion implantation portion and the high-concentration boron region can also be a distance.

又,上述的磊晶層的厚度以0.01μm以上且20μm以下為佳。藉由為如此的厚度,I能夠在RTA熱處理步驟中擴散於磊晶層,而與矽基板中的硼結合,而能夠使離子注入部的過剩的I的量減少,而能夠更加確實地防止缺陷的形成。The thickness of the epitaxial layer is preferably 0.01 μm or more and 20 μm or less. With such a thickness, I can diffuse into the epitaxial layer during the RTA heat treatment step, and can be combined with boron in the silicon substrate, thereby reducing the amount of excess I in the ion implantation portion and preventing defects more reliably. Formation.

藉由準備如此的矽基板,能夠得到適合於不希望在裝置形成區域(上面)使用高濃度的硼層時的經RTA熱處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate subjected to RTA heat treatment, which is suitable when it is not desired to use a high-concentration boron layer in the device formation region (upper surface).

<樣態2> 將準備的矽基板,於矽基板藉由施加硼或含有硼的團簇的離子注入B,形成硼的峰值濃度為2×1019 atoms/cm3 以上且5×1021 atoms/cm3 以下的區域後,於該矽基板上形成矽磊晶層為佳。<Pattern 2> The prepared silicon substrate was implanted with B on the silicon substrate by ion implantation of boron or a cluster containing boron to form a peak concentration of boron of 2 × 10 19 atoms / cm 3 or more and 5 × 10 21 atoms. After the area below / cm 3 , it is better to form a silicon epitaxial layer on the silicon substrate.

以離子注入A導入磊晶層的I藉由結晶性回復熱處理(RTA熱處理)擴散至矽基板,而經過施加離子注入B的矽基板中的硼與I結合,藉此使I的凝集被阻礙。硼的峰值濃度的範圍以2×1019 atoms/cm3 以上且5×1021 atoms/cm3 以下為佳。若為2×1019 atoms/cm3 以上,則能夠防止殘留缺陷的形成,若為5×1021 atoms/cm3 以下,則能夠防止以離子注入B注入離子耗費太多時間。I introduced into the epitaxial layer by ion implantation A diffuses to the silicon substrate by a crystalline recovery heat treatment (RTA heat treatment), and boron in the silicon substrate subjected to ion implantation B combines with I, thereby blocking the aggregation of I. The range of the peak concentration of boron is preferably 2 × 10 19 atoms / cm 3 or more and 5 × 10 21 atoms / cm 3 or less. If it is 2 × 10 19 atoms / cm 3 or more, the formation of residual defects can be prevented, and if it is 5 × 10 21 atoms / cm 3 or less, it can be prevented that it takes too much time to implant ions by ion implantation B.

離子注入B中能夠對結晶中導入溶解度以上的硼。離子注入B只要以硼的峰值濃度為2×1019 atoms/cm3 以上且5×1021 atoms/cm3 以下的注入條件進行即可,並無特別限制。能量在例如原子的場合能夠為0.1keV~600keV,在使用團簇的場合能夠為3~100keV/cluster。摻雜量配合能源調整即可。團簇的尺寸只要能夠注入硼即可,並無特別限定。作為團簇,能夠使用例如BF2 、Bx Hy 等(x,y為數字)。In the ion implantation B, boron having a solubility higher than that of the crystal can be introduced. The ion implantation B is not particularly limited as long as the peak concentration of boron is 2 × 10 19 atoms / cm 3 or more and 5 × 10 21 atoms / cm 3 or less. The energy can be, for example, 0.1 keV to 600 keV in the case of atoms, and 3 to 100 keV / cluster in the case of using clusters. The doping amount can be adjusted according to the energy. The size of the cluster is not particularly limited as long as it can be implanted with boron. As the cluster, for example, BF 2 , B x H y, etc. (x, y are numbers) can be used.

離子注入B,能夠使用分別兼具有離子源、僅取出特定離子的質量分析器、將離子加速的加速器,配置基板(晶圓)的槽室的習知的離子注入機,亦能夠使用離子源、加速部及基板(晶圓)配置於同一槽室內的電漿摻雜裝置。電漿摻雜裝置能夠以較習知的離子注入裝置為低能量的離子於短時間內以高濃度注入。Ion implantation B can use a conventional ion implanter that has an ion source, a mass analyzer that only takes out specific ions, an accelerator that accelerates ions, and a substrate (wafer) chamber. It can also use an ion source. The plasma doping device in which the acceleration part and the substrate (wafer) are arranged in the same tank. Plasma doping devices can implant ions with lower energy than conventional ion implantation devices at high concentrations in a short time.

上述的矽磊晶層的厚度以0.01μm以上且20μm以下為佳。藉由為如此的厚度,能夠使離子注入A所導入的I在RTA熱處理步驟中擴散於磊晶層中,與矽基板中的的硼結合,因而能夠使離子注入部的過剩的I的量減少,而防止缺陷的形成。The thickness of the silicon epitaxial layer is preferably 0.01 μm or more and 20 μm or less. With such a thickness, the I introduced by the ion implantation A can be diffused in the epitaxial layer during the RTA heat treatment step and combined with the boron in the silicon substrate, so that the amount of excess I in the ion implanted portion can be reduced While preventing the formation of defects.

藉由準備如此的矽基板,能夠得到適合希望上面及下面的硼量少,又希望不讓殘留缺陷形成時的經RTA處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate suitable for RTA treatment when the amount of boron on the upper and lower surfaces is desired and the formation of residual defects is not desired.

<樣態3> 準備的矽基板,以於硼濃度為1×1012 atoms/cm3 以上且2×1019 atoms/cm3 以下的矽基板上,形成有硼濃度為2×1019 atoms/cm3 以上且1×1021 atoms/cm3 以下的矽磊晶層為佳。<Sample 3> A silicon substrate having a boron concentration of 2 × 10 19 atoms / is formed on a silicon substrate having a boron concentration of 1 × 10 12 atoms / cm 3 or more and 2 × 10 19 atoms / cm 3 or less. A silicon epitaxial layer of cm 3 or more and 1 × 10 21 atoms / cm 3 or less is preferred.

藉由離子注入A所導入於矽磊晶層的I與該矽磊晶層中的硼結合,能夠阻礙I的凝集。使上述的矽磊晶層的硼濃度為2×1019 atoms/cm3 以上,藉此防止殘留缺陷的形成。又,若為1×1021 atoms/cm3 以下,則由於在矽磊晶層的成長中缺陷會難以形成而佳。如此高硼濃度的磊晶層,能夠藉由在磊晶層成長中高濃度地導入摻雜氣體以形成。The I introduced into the silicon epitaxial layer by ion implantation A is combined with the boron in the silicon epitaxial layer to prevent the aggregation of I. By setting the boron concentration of the above-mentioned silicon epitaxial layer to 2 × 10 19 atoms / cm 3 or more, the formation of residual defects is prevented. Moreover, if it is 1 × 10 21 atoms / cm 3 or less, it is preferable that defects are difficult to form during the growth of the silicon epitaxial layer. An epitaxial layer with such a high boron concentration can be formed by introducing a doping gas at a high concentration during the growth of the epitaxial layer.

能夠使矽磊晶層於基板的全表面成長,亦能夠於離子注入部的周圍部分成長。The silicon epitaxial layer can be grown on the entire surface of the substrate, and can also be grown around the ion implantation portion.

上述的矽磊晶層的厚度以0.01μm以上且100μm以下為佳。藉由為如此的矽磊晶層的厚度,由於硼的存在量足以捕捉離子注入A所導入的I,而能夠防止缺陷的形成。The thickness of the silicon epitaxial layer is preferably from 0.01 μm to 100 μm. With such a thickness of the silicon epitaxial layer, the presence of boron is sufficient to capture the I introduced by the ion implantation A, thereby preventing the formation of defects.

藉由準備如此的矽基板,能夠得到適合希望基板下面的硼量少,但又希望不讓殘留缺陷形成時的經RTA熱處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate that is suitable for the case where it is desired that the amount of boron below the substrate is small, but that the RTA heat treatment is not allowed when residual defects are formed.

又,於該矽磊晶層的表面進一步形成硼濃度為1×1012 atoms/cm3 以上且2×1019 atoms/cm3 以下的矽磊晶層為佳。Further, it is preferable to further form a silicon epitaxial layer having a boron concentration of 1 × 10 12 atoms / cm 3 or more and 2 × 10 19 atoms / cm 3 or less on the surface of the silicon epitaxial layer.

上述進一步形成的磊晶層的厚度以0.01μm以上且20μm以下為佳。以如此的厚度,離子注入A所導入於進一步形成的矽磊晶層的I,在RTA熱處理步驟中,擴散於上述進一步形成的矽磊晶層中,而能夠與下層的矽磊晶層中的硼結合,使離子注入部的過剩的I的量減少,而能夠防止缺陷的形成。The thickness of the further formed epitaxial layer is preferably 0.01 μm or more and 20 μm or less. With such a thickness, ion implantation I introduced into the further formed silicon epitaxial layer I is diffused in the further formed silicon epitaxial layer in the RTA heat treatment step, and can be compared with the underlying silicon epitaxial layer. The boron bonding reduces the amount of excess I in the ion implantation portion and prevents the formation of defects.

藉由準備如此的矽基板,能夠得到適合希望上面及下面的硼量少,又希望不讓殘留缺陷形成時的經RTA熱處理的矽基板。By preparing such a silicon substrate, it is possible to obtain a silicon substrate which is suitable for the case where the amount of boron on the upper and lower sides is small, and it is desired not to cause residual defects to be subjected to RTA heat treatment.

<樣態4> 又,該準備的矽基板,於矽基板上形成硼濃度2×1019 atoms/cm3 以上且1×1021 atoms/cm3 以下的矽磊晶層後,進一步形成硼濃度較該矽磊晶層為低的矽磊晶層為佳。此時,上層的磊晶層的硼濃度低於下層的硼濃度即可,能夠應目的來決定。形成磊晶層的矽基板的硼濃度亦可為任意。<Form 4> In the prepared silicon substrate, a silicon epitaxial layer having a boron concentration of 2 × 10 19 atoms / cm 3 or more and 1 × 10 21 atoms / cm 3 or less was formed on the silicon substrate, and then a boron concentration was further formed. It is better that the epitaxial layer is lower than the epitaxial layer. At this time, the boron concentration of the upper epitaxial layer may be lower than the boron concentration of the lower layer, and can be determined according to the purpose. The boron concentration of the silicon substrate forming the epitaxial layer may be arbitrary.

準備如此的矽基板,則能夠得到不形成離子注入殘留缺陷的經RTA處理的矽基板。By preparing such a silicon substrate, an RTA-treated silicon substrate can be obtained without forming ion implantation residual defects.

[步驟二] 步驟二為於步驟一所準備的矽基板表面進行離子注入A的步驟。[Step 2] Step 2 is a step of performing ion implantation A on the surface of the silicon substrate prepared in step 1.

離子注入A,能夠使用分別兼具有離子源、僅取出特定離子的質量分析器、將離子加速的加速器,配置基板(晶圓)的槽室的習知的離子注入機,亦能夠使用離子源、加速部及基板(晶圓)配置於同一槽室內的電漿摻雜裝置。電漿摻雜裝置能夠以較習知的離子注入裝置為低能量的離子於短時間內以高濃度注入。The ion implantation A can use a conventional ion implanter that has an ion source, a mass analyzer that only takes out specific ions, an accelerator that accelerates ions, and a substrate (wafer) chamber. The ion source can also be used. The plasma doping device in which the acceleration part and the substrate (wafer) are arranged in the same tank. Plasma doping devices can implant ions with lower energy than conventional ion implantation devices at high concentrations in a short time.

離子注入A的注入劑量以為1×1011 atoms/cm2 以上且1×1016 atoms/cm2 以下為佳。若為1×1011 atoms/cm2 以上,則離子注入的時間變長,能夠更加穩定地注入。若為1×1016 atoms/cm2 以下,則產生的I的量不會變得過多,能夠確實地防止缺陷的形成。當離子的注入量多時,結晶構造變化,而形成沒有長距離秩序但有短距離秩序的非晶層,但非晶層的有無並無特別限定。The implantation dose of the ion implantation A is preferably 1 × 10 11 atoms / cm 2 or more and 1 × 10 16 atoms / cm 2 or less. If it is 1 × 10 11 atoms / cm 2 or more, the time of ion implantation becomes longer, and implantation can be performed more stably. When it is 1 × 10 16 atoms / cm 2 or less, the amount of I generated does not become excessive, and the formation of defects can be reliably prevented. When the ion implantation amount is large, the crystal structure changes, and an amorphous layer having no long-distance order but a short-distance order is formed, but the presence or absence of the amorphous layer is not particularly limited.

用於離子注入A的原子及團簇的種類並無特別限定。由於不論注入何種原子或是團簇時皆會產生過剩的I,故本發明係為有效。The types of atoms and clusters used for ion implantation A are not particularly limited. The present invention is effective because excess I is generated regardless of the type of atoms or clusters implanted.

離子的能量隨目的改變即可,並無特別限定,例如使用原子時能夠為0.1keV~10MeV,在使用團簇時能夠為3~100keV/cluster。The energy of the ions may be changed depending on the purpose, and is not particularly limited. For example, the energy of ions can be 0.1 keV to 10 MeV when using atoms, and 3 to 100 keV / cluster when using clusters.

[步驟三] 步驟三為於步驟二中所進行離子注入的矽基板進行RTA熱處理,使該矽基板的離子注入殘留缺陷回復的步驟。[Step 3] Step 3 is a step of performing RTA heat treatment on the silicon substrate ion-implanted in step 2 to recover the residual defects of the ion implantation of the silicon substrate.

RTA熱處理,以800℃以上且1300℃以下的溫度,維持0.1秒以上且100秒以內的時間為佳。若以800℃以上且1300℃以下的溫度維持0.1秒以上,由於I充分擴散而與硼結合,因而能夠更加確實地防止缺陷的產生。若為100秒以內,則能夠防止製程變得過長。The RTA heat treatment is preferably performed at a temperature of 800 ° C. to 1300 ° C. for a time of 0.1 seconds to 100 seconds. When it is maintained at a temperature of 800 ° C. or higher and 1300 ° C. or lower for 0.1 second or longer, I is sufficiently diffused and bonded to boron, so that the occurrence of defects can be prevented more reliably. If it is within 100 seconds, the process can be prevented from becoming too long.

RTA熱處理的矽基板以於表面沒有形成CVD氧化膜(氧化膜)為佳。表面的CVD氧化膜雖然在抑制摻雜的向外擴散的點為有效,但會成為晶圓的翹曲的原因,會有帶給裝置的製造不良影響的場合。又,RTA熱處理爐中,雖然以放射溫度計測定晶圓的溫度,會因為有CVD氧化膜而變得無法正確測定溫度。放射溫度計係將自高溫物體所放射的紅外線的強度換算成溫度,若是例如於RTA熱處理的矽基板上形成圖案,或是放射率改變,則無法正確地測定。由於若是於矽基板(晶圓)的上面形成有裝置層,便無法測定正確的溫度,因此雖然測定矽基板(晶圓)的下面(裏面)的溫度,但若下面(裏面)有CVD氧化膜則無法正確地測定,而造成問題。The RTA heat-treated silicon substrate is preferably formed without a CVD oxide film (oxide film) on the surface. Although the CVD oxide film on the surface is effective at the point of suppressing out-diffusion of doping, it may cause warpage of the wafer and may adversely affect the manufacturing of the device. In addition, in the RTA heat treatment furnace, although the temperature of the wafer is measured with a radiation thermometer, the temperature cannot be accurately measured due to the presence of a CVD oxide film. The radiation thermometer converts the intensity of infrared rays radiated from a high-temperature object into a temperature. For example, if a pattern is formed on a silicon substrate heat-treated by RTA or the emissivity is changed, it cannot be accurately measured. Since a device layer is formed on a silicon substrate (wafer), the correct temperature cannot be measured. Therefore, although the temperature on the lower surface (inside) of the silicon substrate (wafer) is measured, if a CVD oxide film is provided on the lower surface (inside). It cannot be measured correctly, causing problems.

另外,此處所謂的「表面」,係指RTA熱處理的矽基板的任一表面,「表面」包含有上面或下面(裏面)等。In addition, the "surface" here refers to any surface of a silicon substrate heat-treated by RTA, and the "surface" includes an upper surface, a lower surface (inside), and the like.

如同前述,本發明為便利性良好,不產生離子注入殘留缺陷的基板的熱處理方法。As mentioned above, the present invention is a method for heat treatment of a substrate that has good convenience and does not cause residual defects of ion implantation.

雖然以下使用實施例及比較例而具體說明本發明,但本發明並不限定於此。Although the present invention will be specifically described below using examples and comparative examples, the present invention is not limited thereto.

[實施例一] 分別準備基板的硼濃度為2×1019 atoms/cm3 及7×1019 atoms/cm3 的磊晶矽基板。矽基板的導電型、直徑、結晶方位、磊晶層的電阻率、導電型及厚度如以下所示。 [Example 1] Epitaxial silicon substrates having a boron concentration of 2 × 10 19 atoms / cm 3 and 7 × 10 19 atoms / cm 3 were prepared as substrates, respectively. The conductivity type, diameter, crystal orientation, resistivity of the epitaxial layer, conductivity type, and thickness of the silicon substrate are shown below.

接著,於準備的矽基板將砷進行離子注入A。注入劑量為1×1015 atoms/cm2 ,能量為400keV。接著,為了使結晶性回復,對即將RTA熱處理的矽基板進行不形成氧化膜的RTA(Rapid Thermal Annealing)熱處理。溫度為1000℃,時間為10秒,氛圍為氮氣。Next, arsenic is ion-implanted A on the prepared silicon substrate. The implantation dose was 1 × 10 15 atoms / cm 2 and the energy was 400 keV. Next, in order to restore the crystallinity, the silicon substrate to be subjected to the RTA heat treatment is subjected to an RTA (Rapid Thermal Annealing) heat treatment without forming an oxide film. The temperature was 1000 ° C, the time was 10 seconds, and the atmosphere was nitrogen.

[比較例一] 除了準備的矽基板的硼濃度為1×1015 atoms/cm3 、6×1018 atoms/cm3 及1×1019 atoms/cm3 以外與實施例一同樣地進行基板的熱處理步驟。[Comparative Example 1] The substrate was prepared in the same manner as in Example 1 except that the boron concentration of the prepared silicon substrate was 1 × 10 15 atoms / cm 3 , 6 × 10 18 atoms / cm 3, and 1 × 10 19 atoms / cm 3 . Heat treatment step.

之後,針對實施例一及比較例一中經RTA熱處理的基板,將離子注入殘留缺陷進行截面TEM(Transmission Electron Microscopy)觀察。於圖1顯示觀察結果。硼濃度低時缺陷層形成為二層。深側的缺陷為形成於較電子射程為深的部分的EOR(End Of Range)缺陷,淺側的缺陷為由於具有高濃度的砷所形成的缺陷。缺陷的起源皆為I的集合體。可得知實施例一中,由於硼濃度為2×1019 atoms/cm3 以上,沒有觀察到淺側的缺陷。另一方面,比較例一中,不僅是砷所致的EOR,亦觀察到淺側的缺陷。Thereafter, the substrates subjected to the RTA heat treatment in Example 1 and Comparative Example 1 were subjected to cross-section TEM (Transmission Electron Microscopy) observation of residual defects by ion implantation. The observation results are shown in FIG. 1. When the boron concentration is low, the defect layer is formed into two layers. The deep-side defect is an EOR (End Of Range) defect formed in a portion deeper than the electron range, and the shallow-side defect is a defect formed due to a high concentration of arsenic. The origin of the defects is the aggregate of I. It can be seen that, in Example 1, since the boron concentration was 2 × 10 19 atoms / cm 3 or more, no shallow-side defect was observed. On the other hand, in Comparative Example 1, not only EOR due to arsenic, but also shallow-side defects were observed.

又,為了計數缺陷密度,將RTA熱處理後的樣品以凹窩研磨機研磨,進行平面TEM觀察。將硼濃度與缺陷密度的關係統整的結果顯示於圖2。可得知淺側的缺陷隨硼濃度越高而越減少。若缺陷密度為5×108 cm-3 以下,則裝置活性區域內所含有的缺陷會成為一個以下,因此被認為不會影響裝置性能。In addition, in order to count the density of defects, the samples after the RTA heat treatment were ground with a dimple grinder and observed by plane TEM. The results of adjusting the relationship between the boron concentration and the defect density are shown in FIG. 2. It can be seen that the defects on the shallow side decrease as the boron concentration increases. If the defect density is 5 × 10 8 cm -3 or less, the number of defects contained in the active area of the device will be one or less, so it is considered that the device performance will not be affected.

[實施例二] 實施例二及比較例二所使用的p型矽基板的電阻率、直徑及結晶方位如以下所示: [Example 2] The resistivity, diameter, and crystal orientation of the p-type silicon substrate used in Example 2 and Comparative Example 2 are as follows:

接著,於矽基板將硼進行離子注入B。注入劑量為5×1014 atoms/cm2 ,能量為80keV。接著,於其上形成矽磊晶層。使矽磊晶層的導電型為p型,電阻率為2Ω‧cm,矽磊晶層的厚度為3μm。之後,以SIMS(Secondary Ion Mass Spectrometry)測定硼濃度。結果,硼的峰值濃度為2×1019 atoms/cm3 。接著於如上所準備的矽基板將砷進行離子注入A。注入劑量為1×1015 atoms/cm2 ,能量為400keV。接著,為了使結晶性回復,進行RTA熱處理。溫度為1000℃,時間為10秒,氛圍為氮氣。Next, boron is ion-implanted into B on a silicon substrate. The implantation dose was 5 × 10 14 atoms / cm 2 and the energy was 80 keV. Next, a silicon epitaxial layer is formed thereon. The conductivity type of the silicon epitaxial layer is p-type, the resistivity is 2 Ω · cm, and the thickness of the silicon epitaxial layer is 3 μm. After that, the boron concentration was measured by SIMS (Secondary Ion Mass Spectrometry). As a result, the peak concentration of boron was 2 × 10 19 atoms / cm 3 . Then, arsenic is ion-implanted on the silicon substrate prepared as described above. The implantation dose was 1 × 10 15 atoms / cm 2 and the energy was 400 keV. Next, in order to restore crystallinity, RTA heat treatment is performed. The temperature was 1000 ° C, the time was 10 seconds, and the atmosphere was nitrogen.

[比較例二] 除了不於矽基板進行離子注入B,注入劑量為2.5×1014 aotms/cm2 以外,與實施例二同樣地進行RTA熱處理步驟。另外,以注入劑量為2.5×1014 atoms/cm2 進行了離子注入的基板的以SIMS測定的硼的峰值濃度為1×1019 atoms/cm3[Comparative Example 2] An RTA heat treatment step was performed in the same manner as in Example 2 except that ion implantation B was not performed on the silicon substrate and the implantation dose was 2.5 × 10 14 aotms / cm 2 . In addition, the peak concentration of boron measured by SIMS on the substrate subjected to ion implantation at an implantation dose of 2.5 × 10 14 atoms / cm 2 was 1 × 10 19 atoms / cm 3 .

之後,針對實施例二及比較例二中經RTA熱處理的基板,將離子注入殘留缺陷進行截面TEM觀察。於圖3顯示觀察結果。可得知實施例二中,由於硼的峰值濃度為2×1019 atoms/cm3 以上,沒有觀察到淺側的缺陷。另一方面,比較例二中,觀察到淺側的缺陷。Thereafter, the substrates subjected to the RTA heat treatment in Example 2 and Comparative Example 2 were subjected to cross-sectional TEM observation by implanting residual defects in the ions. The observation results are shown in FIG. 3. It can be seen that in the second embodiment, since the peak concentration of boron is 2 × 10 19 atoms / cm 3 or more, no shallow-side defect is observed. On the other hand, in Comparative Example 2, a shallow defect was observed.

[實施例三] 實施例三及比較例三所使用的p型矽基板的電阻率、直徑及結晶方位如以下所示: [Example 3] The resistivity, diameter, and crystal orientation of the p-type silicon substrate used in Example 3 and Comparative Example 3 are as follows:

接著,於矽基板形成厚度為10nm,硼濃度為2×1019 atoms/cm3 的矽磊晶層。於其上進一步形成厚度為3μm,硼濃度為1×1015 atoms/cm3 的矽磊晶層。接著,於如上所準備的矽基板將砷進行離子注入A。注入劑量為1×1015 atoms/cm2 ,能量為400keV。接著,為了使結晶性回復,進行RTA熱處理。溫度為1000℃,時間為10秒,氛圍為氮氣。Next, a silicon epitaxial layer having a thickness of 10 nm and a boron concentration of 2 × 10 19 atoms / cm 3 was formed on the silicon substrate. A silicon epitaxial layer having a thickness of 3 μm and a boron concentration of 1 × 10 15 atoms / cm 3 was further formed thereon. Next, arsenic was ion-implanted on the silicon substrate prepared as described above. The implantation dose was 1 × 10 15 atoms / cm 2 and the energy was 400 keV. Next, in order to restore crystallinity, RTA heat treatment is performed. The temperature was 1000 ° C, the time was 10 seconds, and the atmosphere was nitrogen.

[比較例三] 進行除了使下層的矽磊晶層的硼濃度為1×1015 atoms/cm3 及1×1019 atoms/cm3 以外,與實施例三同樣地進行基板的熱處理步驟。[Comparative Example 3] A substrate heat treatment step was performed in the same manner as in Example 3 , except that the boron concentration of the underlying silicon epitaxial layer was 1 × 10 15 atoms / cm 3 and 1 × 10 19 atoms / cm 3 .

之後,針對實施例三及比較例三中經RTA熱處理的基板,將離子注入殘留缺陷進行截面TEM觀察。於圖4顯示觀察結果。可得知實施例三中,由於硼的濃度為2×1019 atoms/cm3 以上,沒有觀察到淺側的缺陷。另一方面,比較例三中,觀察到淺側的缺陷。After that, the substrates subjected to the RTA heat treatment in Example 3 and Comparative Example 3 were subjected to cross-sectional TEM observation by implanting residual defects in the ions. The observation results are shown in FIG. 4. It can be seen that in Example 3, since the concentration of boron was 2 × 10 19 atoms / cm 3 or more, no shallow-side defect was observed. On the other hand, in Comparative Example 3, defects on the shallow side were observed.

如同上述,明白地得知本發明為便利性良好,不產生離子注入殘留缺陷的基板的熱處理方法。As described above, it is clearly understood that the present invention is a method for heat treatment of a substrate that has good convenience and does not cause residual defects of ion implantation.

另外,本發明並不為前述實施例所限制。前述實施例為例示,具有與本發明的申請專利範圍所記載的技術思想為實質相同的構成,且達成同樣作用效果者,皆包含於本發明的技術範圍。In addition, the present invention is not limited by the foregoing embodiments. The foregoing embodiments are examples, and those having substantially the same configuration as the technical idea described in the patent application scope of the present invention and achieving the same effects are all included in the technical scope of the present invention.

圖1係實施例一及比較例一中經RTA熱處理的矽基板的截面的穿透式電子顯微鏡成像。 圖2係實施例一及比較例一中硼濃度與缺陷密度的關係。 圖3係實施例二及比較例二中經RTA熱處理的矽基板的截面的穿透式電子顯微鏡成像。 圖4係實施例三及比較例三中經RTA熱處理的矽基板的截面的穿透式電子顯微鏡成像。FIG. 1 is a transmission electron microscope image of a cross section of a silicon substrate subjected to RTA heat treatment in Example 1 and Comparative Example 1. FIG. FIG. 2 is a relationship between boron concentration and defect density in Example 1 and Comparative Example 1. FIG. FIG. 3 is a transmission electron microscope image of a cross section of a silicon substrate subjected to RTA heat treatment in Example 2 and Comparative Example 2. FIG. 4 is a transmission electron microscope image of a cross section of a silicon substrate subjected to RTA heat treatment in Example 3 and Comparative Example 3. FIG.

Claims (20)

一種基板的熱處理方法,包含: 步驟一,準備一矽基板,該矽基板係具有硼濃度為2×1019 atoms/cm3 以上的區域; 步驟二,於該矽基板的表面進行離子注入A;以及 步驟三,於該矽基板進行RTA熱處理,使該矽基板的離子注入之殘留缺陷予以回復。A method for heat treatment of a substrate, comprising: step one, preparing a silicon substrate having a region having a boron concentration of 2 × 10 19 atoms / cm 3 or more; step two, performing ion implantation A on the surface of the silicon substrate; And step three, performing RTA heat treatment on the silicon substrate to recover the residual defects of ion implantation of the silicon substrate. 如請求項1所述的基板的熱處理方法,其中使準備的該矽基板,係為經過於硼為2×1019 atoms/cm3 以上的濃度的摻雜。The method for heat-treating a substrate according to claim 1, wherein the prepared silicon substrate is doped with boron having a concentration of 2 × 10 19 atoms / cm 3 or more. 如請求項2所述的基板的熱處理方法,其中使準備的該矽基板,係為於該矽基板上形成一矽磊晶層,該矽磊晶層的硼濃度較該矽基板為低。The method for heat-treating a substrate according to claim 2, wherein the prepared silicon substrate is to form a silicon epitaxial layer on the silicon substrate, and the boron concentration of the silicon epitaxial layer is lower than that of the silicon substrate. 如請求項3所述的基板的熱處理方法,其中該矽磊晶層的厚度為0.01μm以上且20μm以下。The heat treatment method for a substrate according to claim 3, wherein the thickness of the silicon epitaxial layer is 0.01 μm or more and 20 μm or less. 如請求項1所述的基板的熱處理方法,其中使準備的該矽基板,係為於該矽基板,藉由施加硼或含有硼的團簇的離子注入B,形成硼的峰值濃度為2×1019 atoms/cm3 以上且5×1021 atoms/cm3 以下的區域後,於該矽基板上形成一矽磊晶層。The method for heat-treating a substrate according to claim 1, wherein the prepared silicon substrate is made of the silicon substrate, and a peak concentration of boron is formed by applying ion implantation B of boron or a cluster containing boron to a B × After a region of 10 19 atoms / cm 3 or more and 5 × 10 21 atoms / cm 3 or less, a silicon epitaxial layer is formed on the silicon substrate. 如請求項5所述的基板的熱處理方法,其中該磊晶層的厚度為0.01μm以上且20μm以下。The heat treatment method for a substrate according to claim 5, wherein the thickness of the epitaxial layer is 0.01 μm or more and 20 μm or less. 如請求項1所述的基板的熱處理方法,其中使準備的該矽基板係為於硼濃度為1×1012 atoms/cm3 以上且2×1019 atoms/cm3 以下的矽基板上,形成有硼濃度為2×1019 atoms/cm3 以上且1×1021 atoms/cm3 以下的一矽磊晶層。The heat treatment method for a substrate according to claim 1, wherein the prepared silicon substrate is formed on a silicon substrate having a boron concentration of 1 × 10 12 atoms / cm 3 or more and 2 × 10 19 atoms / cm 3 or less. There is a silicon epitaxial layer with a boron concentration of 2 × 10 19 atoms / cm 3 or more and 1 × 10 21 atoms / cm 3 or less. 如請求項7所述的基板的熱處理方法,其中該磊晶層的厚度為0.01μm以上且100μm以下。The heat treatment method for a substrate according to claim 7, wherein the thickness of the epitaxial layer is 0.01 μm or more and 100 μm or less. 如請求項7所述的基板的熱處理方法,其中於該矽磊晶層的表面,進一步形成硼濃度為1×1012 atoms/cm3 以上且2×1019 atoms/cm3 以下的矽磊晶層。The heat treatment method for a substrate according to claim 7, wherein a silicon epitaxial crystal having a boron concentration of 1 × 10 12 atoms / cm 3 or more and 2 × 10 19 atoms / cm 3 or less is further formed on the surface of the silicon epitaxial layer. Floor. 如請求項8所述的基板的熱處理方法,其中於該矽磊晶層的表面,進一步形成硼濃度為1×1012 atoms/cm3 以上且2×1019 atoms/cm3 以下的矽磊晶層。The heat treatment method for a substrate according to claim 8, wherein a silicon epitaxial crystal having a boron concentration of 1 × 10 12 atoms / cm 3 or more and 2 × 10 19 atoms / cm 3 or less is further formed on the surface of the silicon epitaxial layer. Floor. 如請求項9所述的基板的熱處理方法,其中該進一步形成的磊晶層的厚度為0.01μm以上且20μm以下。The heat treatment method for a substrate according to claim 9, wherein a thickness of the further formed epitaxial layer is 0.01 μm or more and 20 μm or less. 如請求項10所述的基板的熱處理方法,其中該進一步形成的磊晶層的厚度為0.01μm以上且20μm以下。The method for heat-treating a substrate according to claim 10, wherein the thickness of the further formed epitaxial layer is 0.01 μm or more and 20 μm or less. 如請求項1所述的基板的熱處理方法,其中準備的該矽基板,係為於該矽基板上形成硼濃度為2×1019 atoms/cm3 以上且1×1021 atoms/cm3 以下的一矽磊晶層後,進一步形成硼濃度較該矽磊晶層為低的矽磊晶層。The method for heat-treating a substrate according to claim 1, wherein the silicon substrate is prepared to form a silicon substrate having a boron concentration of 2 × 10 19 atoms / cm 3 or more and 1 × 10 21 atoms / cm 3 or less. After a silicon epitaxial layer, a silicon epitaxial layer having a lower boron concentration than the silicon epitaxial layer is further formed. 如請求項1至13中任一項所述的基板的熱處理方法,於該步驟三中,以RTA處理的該矽基板,係為於表面沒有形成氧化膜。According to the method for heat-treating a substrate according to any one of claims 1 to 13, in the third step, the silicon substrate treated with RTA has no oxide film formed on the surface. 如請求項1至13中任一項所述的基板的熱處理方法,其中該離子注入A的注入劑量,為1×1011 atoms/cm2 以上且1×1016 atoms/cm2 以下。The method for heat-treating a substrate according to any one of claims 1 to 13, wherein an implantation dose of the ion implantation A is 1 × 10 11 atoms / cm 2 or more and 1 × 10 16 atoms / cm 2 or less. 如請求項14所述的基板的熱處理方法,其中該離子注入A的注入劑量,為1×1011 atoms/cm2 以上1×1016 atoms/cm2 以下。The heat treatment method for a substrate according to claim 14, wherein the implantation dose of the ion implantation A is 1 × 10 11 atoms / cm 2 or more and 1 × 10 16 atoms / cm 2 or less. 如請求項1至13中任一項所述的基板的熱處理方法,其中該RTA熱處理係為以800℃以上且1300℃以下的溫度,維持0.1秒以上且100秒以內的時間。The heat treatment method for a substrate according to any one of claims 1 to 13, wherein the RTA heat treatment is performed at a temperature of 800 ° C or more and 1300 ° C or less for a time of 0.1 seconds or more and 100 seconds or less. 如請求項14所述的基板的熱處理方法,其中RTA熱處理係為以800℃以上1300℃以下的溫度,維持0.1秒以上且100秒以內的時間。The heat treatment method for a substrate according to claim 14, wherein the RTA heat treatment is performed at a temperature of 800 ° C to 1300 ° C for a time of 0.1 seconds to 100 seconds. 如請求項1至13中任一項所述的基板的熱處理方法,其中準備的該矽基板,於該矽基板上形成有凸狀的一Fin構造部。The method for heat-treating a substrate according to any one of claims 1 to 13, wherein the prepared silicon substrate is formed with a convex Fin structure portion on the silicon substrate. 如請求項14所述的基板的熱處理方法,其中準備的該矽基板,於該矽基板上形成有凸狀的一Fin構造部。The heat treatment method for a substrate according to claim 14, wherein the prepared silicon substrate is formed with a convex Fin structure portion on the silicon substrate.
TW107133388A 2017-10-26 2018-09-21 Method for heat-treating substrate TW201923842A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017207631A JP2019080008A (en) 2017-10-26 2017-10-26 Heat treatment method for substrate
JPJP2017-207631 2017-10-26

Publications (1)

Publication Number Publication Date
TW201923842A true TW201923842A (en) 2019-06-16

Family

ID=66247872

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107133388A TW201923842A (en) 2017-10-26 2018-09-21 Method for heat-treating substrate

Country Status (3)

Country Link
JP (1) JP2019080008A (en)
TW (1) TW201923842A (en)
WO (1) WO2019082536A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021034408A (en) * 2019-08-15 2021-03-01 信越半導体株式会社 Heat treatment method of silicon substrate
CN112795886B (en) * 2020-12-24 2022-10-21 上海治臻新能源股份有限公司 Conductive corrosion-resistant precoating for forming metal bipolar plate and preparation method thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10261588A (en) * 1997-03-19 1998-09-29 Mitsubishi Electric Corp Semiconductor device
WO2006098369A1 (en) * 2005-03-15 2006-09-21 Nec Corporation Method for manufacturing semiconductor device and semiconductor device
KR100644019B1 (en) * 2005-06-17 2006-11-10 매그나칩 반도체 유한회사 Cmos image sensor and method for fabrication thereof
JP5793456B2 (en) * 2012-03-23 2015-10-14 株式会社東芝 Semiconductor device, method for manufacturing the same, and substrate
US10079257B2 (en) * 2012-04-13 2018-09-18 Taiwan Semiconductor Manufacturing Co., Ltd. Anti-reflective layer for backside illuminated CMOS image sensors
JPWO2014033982A1 (en) * 2012-08-28 2016-08-08 パナソニックIpマネジメント株式会社 Manufacturing method of semiconductor device
JP5799936B2 (en) * 2012-11-13 2015-10-28 株式会社Sumco Manufacturing method of semiconductor epitaxial wafer, semiconductor epitaxial wafer, and manufacturing method of solid-state imaging device
JP6302216B2 (en) * 2013-11-08 2018-03-28 ルネサスエレクトロニクス株式会社 Semiconductor device and manufacturing method thereof

Also Published As

Publication number Publication date
WO2019082536A1 (en) 2019-05-02
JP2019080008A (en) 2019-05-23

Similar Documents

Publication Publication Date Title
US9847370B2 (en) Method of producing semiconductor epitaxial wafer, semiconductor epitaxial wafer, and method of producing solid-state image sensing device
US20200203418A1 (en) Method of producing semiconductor epitaxial wafer, semiconductor epitaxial water, and method of producing solid-state image sensing device
USRE49657E1 (en) Epitaxial wafer manufacturing method and epitaxial wafer
CN107452603B (en) Method for manufacturing semiconductor epitaxial wafer, and method for manufacturing solid-state imaging element
TWI652737B (en) Semiconductor epitaxial wafer, manufacturing method thereof, and manufacturing method of solid-state imaging device
US20160181311A1 (en) Method of producing semiconductor epitaxial wafer, semiconductor epitaxial wafer, and method of producing solid-state image sensing device
JP5938969B2 (en) Epitaxial wafer manufacturing method and solid-state imaging device manufacturing method
TW201923842A (en) Method for heat-treating substrate
TWI683350B (en) Manufacturing method of semiconductor epitaxial wafer and manufacturing method of semiconductor element
US20190189442A1 (en) Method of manufacturing epitaxial silicon wafer, epitaxial silicon wafer, and method of manufacturing solid-state image sensing device
TWI690628B (en) Semiconductor epitaxial wafer and its manufacturing method and manufacturing method of solid photographic element
US20160351415A1 (en) Semiconductor substrate for flash lamp anneal, anneal substrate, semiconductor device, and method for manufacturing semiconductor device
US11626492B2 (en) Semiconductor epitaxial wafer and method of producing the same
TWI726344B (en) Method for manufacturing epitaxial silicon wafer and epitaxial silicon wafer
JPS6392030A (en) Manufacture of semiconductor device
JP2021034408A (en) Heat treatment method of silicon substrate
TW201820477A (en) Device forming method
JP6791293B2 (en) Manufacturing method of epitaxial silicon wafer
CN111710598A (en) Method for forming semiconductor device
JP6361779B2 (en) Epitaxial silicon wafer manufacturing method, epitaxial silicon wafer, and solid-state imaging device manufacturing method