TW201911363A - Bias modulation method, bias modulation system and plasma processing device - Google Patents

Bias modulation method, bias modulation system and plasma processing device Download PDF

Info

Publication number
TW201911363A
TW201911363A TW107118360A TW107118360A TW201911363A TW 201911363 A TW201911363 A TW 201911363A TW 107118360 A TW107118360 A TW 107118360A TW 107118360 A TW107118360 A TW 107118360A TW 201911363 A TW201911363 A TW 201911363A
Authority
TW
Taiwan
Prior art keywords
bias
voltage
source
pulse
workpiece
Prior art date
Application number
TW107118360A
Other languages
Chinese (zh)
Other versions
TWI715842B (en
Inventor
蘇恒毅
韋剛
Original Assignee
大陸商北京北方華創微電子裝備有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 大陸商北京北方華創微電子裝備有限公司 filed Critical 大陸商北京北方華創微電子裝備有限公司
Publication of TW201911363A publication Critical patent/TW201911363A/en
Application granted granted Critical
Publication of TWI715842B publication Critical patent/TWI715842B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • H01J37/32009Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32082Radio frequency generated discharge
    • H01J37/321Radio frequency generated discharge the radio frequency energy being inductively coupled to the plasma
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32Gas-filled discharge tubes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01JELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32Processing objects by plasma generation
    • H01J2237/33Processing objects by plasma generation characterised by the type of processing
    • H01J2237/334Etching
    • H01J2237/3343Problems associated with etching
    • H01J2237/3348Problems associated with etching control of ion bombardment energy

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Drying Of Semiconductors (AREA)
  • Plasma Technology (AREA)

Abstract

The present invention provides a bias modulation method, a bias modulation system and a plasma processing device. The bias modulation method comprises: during loading of a bias power to a base for bearing a workpiece to be machined, increasing an output voltage of a bias radio frequency source, so that the output voltage increases to a target voltage value from an initial voltage value, and so that a negative bias produced on a surface of the workpiece to be machined is kept within a pre-set range during loading of the bias power to the base. Also disclosed is a bias modulation system. The plasma processing device disclosed comprises a bias modulation system provided in the present invention. The bias modulation method, the bias modulation system and the plasma processing device can all prevent the case of a negative bias appearing on the surface of a wafer decreasing during loading of a bias power to a base, so that not only the decrease in plasma processing speed can be avoided and productivity is ensured, but also the surface of a workpiece to be machined can be ensured to be sufficiently processed, enabling the electrical performance thereof to satisfy requirements.

Description

偏壓調製方法、偏壓調製系統和電漿處理裝置Bias modulation method, bias modulation system, and plasma processing device

本發明涉及半導體領域,具體地,涉及一種偏壓調製方法、偏壓調製系統和電漿處理裝置。The present invention relates to the field of semiconductors, and in particular to a bias modulation method, a bias modulation system, and a plasma processing apparatus.

隨著半導體元器件製造製程的迅速發展,對元器件性能與整合度要求越來越高,使得電漿技術得到了極廣泛的應用。在電漿蝕刻或沉積系統中,通過在真空反應腔室內引入各種反應氣體(如Cl2 、SF6 、C4 F8 、O2 等),利用外加電磁場(直流或交流)使反應氣體完全解離,形成電漿。電漿中含有大量電子、離子(包括正離子和負離子)、激發態原子、分子和自由基等的活性粒子,這些活性粒子和置於腔體並曝露在電漿中的晶圓表面相互作用,使晶圓表面產生各種物理化學反應,從而使晶圓表面性能產生變化,完成諸如蝕刻或沉積等的製程過程。在用於半導體製造製程的電漿裝置的研發中,最重要的因素是提高對晶圓的加工能力,以提高產率,以及執行用於製造高度整合裝置製程的能力。With the rapid development of semiconductor component manufacturing processes, the requirements for component performance and integration are getting higher and higher, making plasma technology widely used. In a plasma etching or deposition system, the reaction gas is completely dissociated by introducing an external electromagnetic field (direct current or alternating current) by introducing various reaction gases (such as Cl 2 , SF 6 , C 4 F 8 , O 2 , etc.) into the vacuum reaction chamber. Forming a plasma. The plasma contains a large amount of active particles of electrons, ions (including positive ions and negative ions), excited atoms, molecules, and radicals. These active particles interact with the surface of the wafer placed in the cavity and exposed to the plasma. Various physical and chemical reactions are generated on the surface of the wafer to change the surface properties of the wafer, and process processes such as etching or deposition are completed. In the development of plasma devices for semiconductor manufacturing processes, the most important factors are increased wafer processing capabilities to increase yields, and the ability to fabricate highly integrated device processes.

在傳統的半導體製造製程中,使用比較廣泛的半導體蝕刻裝置激發電漿的方式為電感耦合電漿(ICP,Inductive Coupled Plasma Emission Spectrometer),這種方式可以在較低工作氣壓下獲得高密度的電漿,而且結構簡單,造價低。In a conventional semiconductor manufacturing process, a relatively large-scale semiconductor etching device is used to excite plasma by means of an Inductive Coupled Plasma Emission Spectrometer (ICP), which can obtain high-density electricity at a lower working pressure. Pulp, but also simple in structure and low in cost.

如第1圖所示,為典型ICP半導體蝕刻裝置的結構示意圖。在真空腔室3的頂部設置有介電質視窗2(石英或陶瓷),且在介電質視窗2的上方設置有平面射頻天線1,上射頻源8輸出的射頻能量通過射頻天線1,以感應放電的形式,將能量耦合至真空腔室3中,以激發腔室內的反應氣體產生高密度電漿。分佈在介電質視窗2附近的電漿由上至下擴散至晶圓4表面,進行特定的製程過程。另外,在真空腔室3中還設置有典型的下電極結構,其包括載片臺6、金屬電極5以及與其電連接的偏壓射頻源7和阻抗匹配網路。其中,載片臺6用於承載晶圓4;金屬電極5內嵌在載片臺6中;偏壓射頻源7通過金屬電極5提供射頻能量,以在晶圓表面產生負偏壓,從而控制轟擊至晶圓表面的離子能量。As shown in Fig. 1, it is a schematic structural view of a typical ICP semiconductor etching apparatus. A dielectric window 2 (quartz or ceramic) is disposed on the top of the vacuum chamber 3, and a planar RF antenna 1 is disposed above the dielectric window 2, and the RF energy output from the RF source 8 passes through the RF antenna 1 to In the form of an inductive discharge, energy is coupled into the vacuum chamber 3 to excite the reactive gases within the chamber to produce a high density plasma. The plasma distributed in the vicinity of the dielectric window 2 is diffused from top to bottom to the surface of the wafer 4 for a specific process. In addition, a typical lower electrode structure is provided in the vacuum chamber 3, which includes a stage 6, a metal electrode 5, and a bias RF source 7 and an impedance matching network electrically connected thereto. The carrier 6 is used to carry the wafer 4; the metal electrode 5 is embedded in the carrier 6; the bias RF source 7 provides RF energy through the metal electrode 5 to generate a negative bias on the surface of the wafer, thereby controlling The ion energy bombarded to the surface of the wafer.

但是,在製程過程中,由於晶圓不導電,在偏壓射頻源7提供射頻能量時,會有正離子累積到晶圓表面,產生正電勢,產生的正電勢會降低晶圓表面的負偏壓,從而導致對電漿中正離子的吸引力減弱,降低了到達晶圓表面的正離子的數量和速率,進而不僅降低了晶圓表面的蝕刻速率,降低了產能,而且可能出現待加工工件表面不能夠被充分處理的情況,從而影響工件的電學性能。However, during the process, since the wafer is not electrically conductive, when the bias RF source 7 supplies RF energy, positive ions accumulate on the surface of the wafer, generating a positive potential, and the generated positive potential reduces the negative bias of the wafer surface. The pressure, which causes the attraction of positive ions in the plasma to be weakened, reduces the number and rate of positive ions reaching the surface of the wafer, thereby reducing the etching rate of the wafer surface, reducing the productivity, and possibly the surface of the workpiece to be processed. A situation that cannot be adequately handled, thereby affecting the electrical performance of the workpiece.

本發明針對先前技術中存在的上述技術問題,提供一種偏壓調製方法、偏壓調製系統和電漿處理裝置,其可以避免在向基座加載偏壓功率期間出現晶圓表面的負偏壓降低的情況,從而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。The present invention is directed to the above technical problems existing in the prior art, and provides a bias modulation method, a bias modulation system, and a plasma processing apparatus that can prevent a negative bias of a wafer surface from decreasing during loading of a bias power to a susceptor. In this case, not only can the plasma processing rate be reduced, the production capacity can be ensured, but also the surface of the workpiece to be processed can be sufficiently processed to meet the electrical performance requirements.

本發明提供一種偏壓調製方法,包括: 在向用於承載待加工工件的基座加載偏壓功率期間,增大偏壓射頻源的輸出電壓,以使該輸出電壓由初始電壓值增加至目標電壓值,從而使該待加工工件表面上產生的負偏壓在向該基座加載偏壓功率期間保持在預設範圍內。The present invention provides a bias modulation method, comprising: increasing an output voltage of a bias RF source during loading of a bias power to a susceptor for carrying a workpiece to be processed, so that the output voltage is increased from an initial voltage value to a target The voltage value is such that the negative bias generated on the surface of the workpiece to be processed is maintained within a preset range during the loading of the bias power to the susceptor.

可選的,該目標電壓值與該初始電壓值的差值等於負偏壓損失值,該負偏壓損失值為在向該基座加載偏壓功率期間,該偏壓射頻源的輸出電壓保持該初始電壓值不變時,在該待加工工件表面上產生的負偏壓的損失值。Optionally, the difference between the target voltage value and the initial voltage value is equal to a negative bias loss value, and the output voltage of the bias RF source is maintained during loading of the bias power to the susceptor. The loss value of the negative bias generated on the surface of the workpiece to be processed when the initial voltage value is constant.

可選的,按脈衝週期向該基座加載偏壓功率; 其中,該脈衝週期包括脈衝開啟時間和脈衝關閉時間,在該脈衝開啟時間,向該基座加載偏壓功率,同時增大偏壓射頻源的輸出電壓,以使該輸出電壓由初始電壓值增加至目標電壓值;在該脈衝關閉時間,停止向該基座加載偏壓功率。Optionally, the pedestal is loaded with a bias power according to a pulse period; wherein the pulse period includes a pulse turn-on time and a pulse turn-off time, and at the pulse turn-on time, a bias power is applied to the pedestal, and the bias voltage is increased. The output voltage of the RF source is such that the output voltage is increased from the initial voltage value to the target voltage value; at the pulse off time, the biasing power to the pedestal is stopped.

可選的,在該脈衝開啟時間向該基座加載偏壓功率,具體包括以下步驟: 步驟S101:檢測並記錄t=0時,在該待加工工件表面上產生的第一偏壓V0 ;該第一偏壓V0 等於該初始電壓值; 步驟S102:檢測並記錄在當前的脈衝開啟時間的tn時刻,在該待加工工件表面上產生的第二偏壓Vn;其中, tn=n(T1/N) N≥100,且N為整數;1≤n≤N,且n為整數;T1為該脈衝開啟時間的長度; 當n=N時,在tn時刻,該偏壓射頻源的輸出電壓為該目標電壓值; 步驟S103:計算該第二偏壓Vn與第三偏壓V’n-1的差值V;其中,該第三偏壓V’n-1為在上一時刻完成偏壓補償後在該待加工工件表面上產生的偏壓;第三偏壓V0 '等於第一偏壓V0 ; 步驟S104:將在當前的脈衝開啟時間的tn時刻該偏壓射頻源的輸出電壓即時調整為tn-1時刻該偏壓射頻源的輸出電壓與該差值V之和; 步驟S105:檢測並記錄完成偏壓補償後在該待加工工件表面上產生的第三偏壓Vn ’; 步驟S106:判斷n是否等於N;如果是,則步驟結束;如果否,則將n替換為n+1,並依次執行該步驟S102至步驟S106。Optionally, the bias power is applied to the susceptor at the pulse turn-on time, and the method includes the following steps: Step S101: detecting and recording the first bias voltage V 0 generated on the surface of the workpiece to be processed when t= 0 ; The first bias voltage V 0 is equal to the initial voltage value; Step S102: detecting and recording a second bias voltage Vn generated on the surface of the workpiece to be processed at time tn of the current pulse-on time; wherein tn=n ( T1/N) N≥100, and N is an integer; 1≤n≤N, and n is an integer; T1 is the length of the pulse on time; when n=N, the output of the bias RF source at time tn The voltage is the target voltage value; Step S103: calculating a difference V between the second bias voltage Vn and the third bias voltage V'n-1; wherein the third bias voltage V'n-1 is completed at the previous time a bias voltage generated on the surface of the workpiece to be processed after the bias compensation; the third bias voltage V 0 ' is equal to the first bias voltage V 0 ; Step S104 : the bias voltage source at the time tn of the current pulse turn-on time The output voltage is immediately adjusted to the sum of the output voltage of the bias RF source and the difference V at time tn-1; Step S105: detecting and recording the completion bias a third bias voltage V n ' generated on the surface of the workpiece to be processed after pressure compensation; step S106: determining whether n is equal to N; if yes, the step ends; if not, replacing n with n+1, and sequentially This step S102 to step S106 is performed.

可選的,該初始電壓值與該目標電壓值的比值的取值範圍在0.1-0.9。Optionally, the ratio of the initial voltage value to the target voltage value ranges from 0.1 to 0.9.

可選的,在向該基座加載偏壓功率期間,該偏壓射頻源的輸出電壓呈線性增大。Optionally, the output voltage of the biased RF source increases linearly during loading of the bias power to the susceptor.

可選的,該偏壓射頻源的輸出電壓呈線性增大的斜率為: K=(Vt-Vs)/T1; 其中,Vt為該目標電壓值,Vs為該初始電壓值,T1為該脈衝開啟時間。Optionally, the slope of the output voltage of the bias RF source increases linearly: K=(Vt−Vs)/T1; wherein, Vt is the target voltage value, Vs is the initial voltage value, and T1 is the pulse. opening time.

作為另一個技術方案,本發明還提供一種偏壓調製系統,包括: 偏壓射頻源,該偏壓射頻源與用於承載待加工工件的基座電連接,用於向該基座加載偏壓功率; 電壓調整模組,該電壓調整模組與該偏壓射頻源電連接,用於在該偏壓射頻源向該基座加載偏壓功率期間,增大該偏壓射頻源的輸出電壓,以使該輸出電壓由初始電壓值增加至目標電壓值,從而使在該待加工工件表面上產生的負偏壓在該偏壓射頻源向該基座加載偏壓功率期間保持在預設範圍。As another technical solution, the present invention further provides a bias modulation system, comprising: a bias RF source electrically connected to a pedestal for carrying a workpiece to be processed, for biasing the pedestal a power adjustment module, the voltage adjustment module is electrically connected to the bias RF source, and is configured to increase an output voltage of the bias RF source during loading of the bias RF source to the pedestal The output voltage is increased from the initial voltage value to the target voltage value such that a negative bias voltage generated on the surface of the workpiece to be processed is maintained within a predetermined range during which the bias RF source loads the bias power to the susceptor.

可選的,該偏壓射頻源為脈衝調製射頻源,以能夠按脈衝週期向該基座加載偏壓功率;其中, 該脈衝週期包括脈衝開啟時間和脈衝關閉時間,在該脈衝開啟時間,該偏壓射頻源向該基座加載偏壓功率,同時該電壓調整模組增大偏壓射頻源的輸出電壓,以使該輸出電壓由初始電壓值增加至目標電壓值;在該脈衝關閉時間,該偏壓射頻源停止向該基座加載偏壓功率。Optionally, the bias RF source is a pulse modulation RF source to be capable of loading bias power to the pedestal in a pulse period; wherein the pulse period includes a pulse on time and a pulse off time, and at the pulse on time, The bias RF source loads the bias power to the pedestal, and the voltage adjustment module increases the output voltage of the bias RF source to increase the output voltage from the initial voltage value to the target voltage value; at the pulse off time, The biased RF source stops loading bias power to the pedestal.

可選的,該電壓調整模組包括: 時鐘產生器,該時鐘產生器能夠發出與該偏壓射頻源同步的時鐘訊號; 電壓感測器,該電壓感測器與該時鐘產生器進行通訊,以能夠在該脈衝開啟時間內檢測在該待加工工件表面上產生的負偏壓; 數位處理器,該數位處理器與該電壓感測器進行通訊,用於接收來自該電壓感測器發送的該負偏壓,並根據該負偏壓計算獲得輸出電壓調整值,並將該偏壓射頻源的輸出電壓調整為該輸出電壓調整值,以使在該待加工工件表面上產生的負偏壓在向該基座加載偏壓功率期間保持在預設值。Optionally, the voltage adjustment module includes: a clock generator capable of emitting a clock signal synchronized with the bias RF source; and a voltage sensor, wherein the voltage sensor communicates with the clock generator, Detecting a negative bias generated on the surface of the workpiece to be processed during the pulse on time; a digital processor that communicates with the voltage sensor for receiving a transmission from the voltage sensor Calculating an output voltage adjustment value according to the negative bias voltage, and adjusting an output voltage of the bias RF source to the output voltage adjustment value to generate a negative bias voltage on a surface of the workpiece to be processed The preset value is maintained during the loading of the bias power to the susceptor.

可選的,該電壓感測器檢測t=0時,在該待加工工件表面上產生的第一偏壓V0 ;該第一偏壓V0 等於該初始電壓值;和檢測在當前的脈衝開啟時間的tn時刻,在該待加工工件表面上產生的第二偏壓Vn;其中, tn=n(T1/N) N≥100,且N為整數;1≤n≤N,且n為整數;T1為該脈衝開啟時間的長度; 當n=N時,在tn時刻,該偏壓射頻源的輸出電壓為該目標電壓值;以及檢測並記錄完成偏壓補償後在該待加工工件表面上產生的第三偏壓Vn ’。Optionally, the voltage sensor detects a first bias voltage V 0 generated on a surface of the workpiece to be processed when t=0; the first bias voltage V 0 is equal to the initial voltage value; and detecting the current pulse a second bias voltage Vn generated on the surface of the workpiece to be processed at a time tn of the opening time; wherein tn=n(T1/N) N≥100, and N is an integer; 1≤n≤N, and n is an integer T1 is the length of the pulse on time; when n=N, the output voltage of the bias RF source is the target voltage value at time tn; and detecting and recording the surface of the workpiece to be processed after the completion of the bias compensation A third bias voltage V n ' is generated.

可選的,該數位處理器接收並記錄來自該電壓感測器發送的該第一偏壓V0 、該第二偏壓Vn和該第三偏壓Vn ’,並執行: 計算該第二偏壓Vn與第三偏壓Vn-1 ’的差值V;其中,該第三偏壓Vn-1 ’為在上一時刻完成偏壓補償後在該待加工工件表面上產生的偏壓;V0 '等於第一偏壓V0 ; 將在當前的脈衝開啟時間的tn時刻該偏壓射頻源的輸出電壓即時調整為tn-1時刻該偏壓射頻源的輸出電壓與該差值V之和; 判斷n是否等於N;如果是,則控制該電壓感測器停止檢測工作,和停止調整該偏壓射頻源的輸出電壓;如果否,則控制該電壓感測器繼續檢測工作,和即時調整該偏壓射頻源的輸出電壓。Optionally, the digital processor receives and records the first bias voltage V 0 , the second bias voltage Vn , and the third bias voltage V n ' sent by the voltage sensor, and performs: calculating the second a difference V between the bias voltage Vn and the third bias voltage Vn -1 '; wherein the third bias voltage Vn -1 ' is a bias generated on the surface of the workpiece to be processed after the bias compensation is completed at the last time Pressing; V 0 ' is equal to the first bias voltage V 0 ; the output voltage of the bias RF source will be immediately adjusted to the output voltage of the bias RF source at time tn-1 at the current pulse on time tn The sum of V; determine whether n is equal to N; if yes, control the voltage sensor to stop detecting operation, and stop adjusting the output voltage of the bias RF source; if not, control the voltage sensor to continue detecting operation, And instantly adjust the output voltage of the bias RF source.

作為另一個技術方案,本發明還提供一種電漿處理裝置,包括:用於承載待加工工件的基座, 還包括本發明提供的上述偏壓調製系統,該偏壓調製系統與該基座電連接。As another technical solution, the present invention further provides a plasma processing apparatus comprising: a susceptor for carrying a workpiece to be processed, and the above-mentioned bias modulation system provided by the present invention, the bias modulation system and the pedestal connection.

本發明的有益效果: 本發明提供的偏壓調製方法、偏壓調製系統和電漿處理裝置的技術方案中,在向基座加載偏壓功率期間,增大偏壓射頻源的輸出電壓,以使該輸出電壓由初始電壓值增加至目標電壓值。由於偏壓射頻源的輸出電壓逐漸增大,這使得在待加工工件表面上產生的負偏壓逐漸增大,而負偏壓的增大量能夠全部或部分補償因逐漸累積到待加工工件表面的正離子產生的正電勢而損失的偏壓,也就是說,雖然正電勢會減小晶圓表面的負偏壓,但是負偏壓的減小量與負偏壓的增大量基本持平,從而可以使負偏壓保持在預設範圍內,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。Advantageous Effects of Invention: In the technical solutions of the bias modulation method, the bias modulation system, and the plasma processing device provided by the present invention, during the loading of the bias power to the susceptor, the output voltage of the bias RF source is increased to The output voltage is increased from the initial voltage value to the target voltage value. Since the output voltage of the bias RF source is gradually increased, the negative bias generated on the surface of the workpiece to be processed is gradually increased, and the amount of increase in the negative bias can be fully or partially compensated for being gradually accumulated on the surface of the workpiece to be processed. The bias generated by the positive potential generated by the positive ions, that is, although the positive potential reduces the negative bias of the wafer surface, the reduction of the negative bias is substantially the same as the increase of the negative bias, thereby Keeping the negative bias voltage within the preset range can not only avoid the plasma processing rate reduction, ensure the productivity, but also ensure that the surface of the workpiece to be processed can be fully processed to meet the electrical performance requirements.

為使本領域的技術人員更好地理解本發明的技術方案,下面結合附圖和具體實施方式對本發明提供的偏壓調製方法、偏壓調製系統和電漿處理裝置作進一步詳細描述。 實施例1: 本實施例提供一種偏壓調製方法,包括:In order to enable those skilled in the art to better understand the technical solutions of the present invention, the bias modulation method, the bias modulation system and the plasma processing apparatus provided by the present invention are further described in detail below with reference to the accompanying drawings and specific embodiments. Embodiment 1 This embodiment provides a bias modulation method, including:

在向用於承載待加工工件的基座加載偏壓功率期間,增大偏壓射頻源的輸出電壓,以使該輸出電壓由初始電壓值增加至目標電壓值,從而使在待加工工件表面上產生的負偏壓在向基座加載偏壓功率期間保持在預設範圍內。Increasing the output voltage of the bias RF source during loading of the bias power to the susceptor for carrying the workpiece to be processed, so that the output voltage is increased from the initial voltage value to the target voltage value so as to be on the surface of the workpiece to be processed The resulting negative bias is maintained within a predetermined range during the loading of the bias power to the pedestal.

其中,所謂預設範圍,是指允許偏壓功率的波動範圍,滿足:保持到達待加工工件表面的正離子具有一定的數量和速率,從而確保電漿處理速率在合適的製程範圍內。The so-called preset range refers to the range of fluctuations of the allowable bias power, which satisfies: the positive ions that reach the surface of the workpiece to be processed have a certain number and rate, thereby ensuring that the plasma processing rate is within a suitable process range.

由於偏壓射頻源的輸出電壓逐漸增大,這使得在待加工工件表面上產生的負偏壓逐漸增大,而負偏壓的增大量能夠部分或全部補償因累積到待加工工件表面的正離子產生的正電勢而損失的偏壓,也就是說,雖然正電勢會減小晶圓表面的負偏壓,但是負偏壓的減小量與負偏壓的增大量基本持平,從而可以使負偏壓保持在預設範圍內,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。Since the output voltage of the bias RF source is gradually increased, the negative bias generated on the surface of the workpiece to be processed is gradually increased, and the amount of increase in the negative bias can partially or completely compensate for the positive accumulation on the surface of the workpiece to be processed. a bias that is lost by the positive potential generated by the ions, that is, although the positive potential reduces the negative bias on the surface of the wafer, the amount of decrease in the negative bias is substantially equal to the increase in the negative bias, thereby enabling The negative bias voltage is kept within the preset range, thereby not only avoiding the plasma processing rate reduction, ensuring the productivity, but also ensuring that the surface of the workpiece to be processed can be sufficiently processed to meet the electrical performance requirements.

可選的,目標電壓值與初始電壓值的差值等於負偏壓損失值,該負偏壓損失值為在向用於基座加載偏壓功率期間,偏壓射頻源的輸出電壓保持該初始電壓值不變時,在待加工工件表面上產生的負偏壓的損失值。如此設置,能使待加工工件表面增加的負偏壓恰好補償因累積到待加工工件表面的正離子產生的正電勢而損失的偏壓,從而使待加工工件表面的負偏壓保持在恒定的初始電壓水準,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。Optionally, the difference between the target voltage value and the initial voltage value is equal to a negative bias loss value, and the output voltage of the bias RF source is maintained during the initial loading of the bias power for the susceptor. The loss value of the negative bias generated on the surface of the workpiece to be processed when the voltage value is constant. With this arrangement, the negative bias that increases the surface of the workpiece to be processed just compensates for the bias that is lost due to the positive potential generated by the positive ions accumulated on the surface of the workpiece to be processed, thereby keeping the negative bias of the surface of the workpiece to be processed constant. The initial voltage level can not only avoid the plasma processing rate reduction, ensure the production capacity, but also ensure that the surface of the workpiece to be processed can be fully processed to meet the electrical performance requirements.

需要說明的是,目標電壓值與初始電壓值的差值也可以大於或者小於上述負偏壓損失值,只要使待加工工件表面的負偏壓保持在預設範圍即可。It should be noted that the difference between the target voltage value and the initial voltage value may also be greater than or less than the above-mentioned negative bias loss value, as long as the negative bias voltage of the surface of the workpiece to be processed is kept within a preset range.

在先前技術中,偏壓射頻源輸出的是正弦連續波,但是,當蝕刻製程的特徵尺度在20nm以下時,採用連續波的電漿在進行蝕刻製程時會對裝置造成損傷,影響裝置的電學性能。解決該問題的方案可以是按脈衝週期向基座加載偏壓功率。具體地,脈衝週期包括脈衝開啟時間和脈衝關閉時間,在脈衝開啟時間,向基座加載偏壓功率,同時增大偏壓射頻源的輸出電壓,以使輸出電壓由初始電壓值增加至目標電壓值;在脈衝關閉時間,停止向基座加載偏壓功率。In the prior art, the bias RF source outputs a sinusoidal continuous wave. However, when the characteristic dimension of the etching process is below 20 nm, the continuous wave plasma may damage the device during the etching process, affecting the electrical power of the device. performance. A solution to this problem may be to apply bias power to the pedestal in a pulse period. Specifically, the pulse period includes a pulse on time and a pulse off time. At the pulse on time, the bias power is applied to the pedestal, and the output voltage of the bias RF source is increased to increase the output voltage from the initial voltage value to the target voltage. Value; at the pulse off time, stop loading bias power to the pedestal.

由於在脈衝關閉時間,停止向基座加載偏壓功率,電漿中的電子會降落到晶片表面中和在脈衝開啟時間累積的正離子,從而晶片表面累積的正電勢,進而可以進一步減少偏壓的損失。Since the bias power is stopped from being applied to the susceptor during the pulse-off time, electrons in the plasma will fall into the surface of the wafer and positive ions accumulated during the pulse-on time, thereby accumulating a positive potential on the surface of the wafer, thereby further reducing the bias voltage. Loss.

偏壓射頻源能夠按脈衝週期向基座加載偏壓功率,例如脈衝調製射頻源。The bias RF source is capable of loading bias power to the pedestal in a pulse period, such as a pulse modulated RF source.

在本實施例中,如第2圖所示,偏壓射頻源為脈衝調製射頻源,其中,脈衝週期T包括脈衝開啟時間T1和脈衝關閉時間T2,在脈衝開啟時間T1,偏壓射頻源的輸出電壓由初始電壓值V1增加至目標電壓值V2。 在本實施例中,如第3圖所示,在脈衝開啟時間向該基座加載偏壓功率,具體包括以下步驟:In this embodiment, as shown in FIG. 2, the bias RF source is a pulse modulation RF source, wherein the pulse period T includes a pulse on time T1 and a pulse off time T2, and at a pulse on time T1, the bias RF source is The output voltage is increased from the initial voltage value V1 to the target voltage value V2. In this embodiment, as shown in FIG. 3, the bias power is applied to the pedestal at the pulse-on time, which specifically includes the following steps:

步驟S101:檢測並記錄t=0時,在待加工工件表面上產生的第一偏壓V0 ;該第一偏壓V0 等於初始電壓值。Step S101: detecting and recording a first bias voltage V 0 generated on the surface of the workpiece to be processed when t=0; the first bias voltage V 0 is equal to the initial voltage value.

步驟S102:檢測並記錄在當前的脈衝開啟時間的tn時刻,在待加工工件表面上產生的第二偏壓Vn;其中, tn=n(T1/N) N≥100,且N為整數;1≤n≤N,且n為整數;T1為該脈衝開啟時間的長度; 當n=N時,在tn時刻,偏壓射頻源的輸出電壓為目標電壓值。Step S102: detecting and recording a second bias voltage Vn generated on the surface of the workpiece to be processed at the time tn of the current pulse-on time; wherein tn=n(T1/N) N≥100, and N is an integer; ≤ n ≤ N, and n is an integer; T1 is the length of the pulse on time; when n = N, at the time tn, the output voltage of the bias RF source is the target voltage value.

步驟S103:計算第二偏壓Vn與第一偏壓第三偏壓V’n-1的差值V。Step S103: Calculating a difference V between the second bias voltage Vn and the first bias third bias voltage V'n-1.

其中,第三偏壓V’n-1為在上一時刻完成偏壓補償後在待加工工件表面上產生的偏壓;由於在執行n=1的第一次迴圈時,上一時刻為t=0時刻,未執行偏壓補償操作,故規定第三偏壓V0 '在數值上等於第一偏壓V0Wherein, the third bias voltage V'n-1 is a bias voltage generated on the surface of the workpiece to be processed after the bias compensation is completed at the last time; since the first time loop of n=1 is performed, the last moment is At time t=0, the bias compensation operation is not performed, so that the third bias voltage V 0 ' is specified to be equal in value to the first bias voltage V 0 .

步驟S104:將在當前的脈衝開啟時間的tn時刻偏壓射頻源的輸出電壓即時調整為tn-1時刻偏壓射頻源的輸出電壓與差值V之和。Step S104: Immediately adjust the output voltage of the biased RF source at the time tn of the current pulse-on time to the sum of the output voltage of the biased RF source and the difference V at time tn-1.

步驟S105:檢測並記錄完成偏壓補償後在該待加工工件表面上產生的第三偏壓Vn ’。Step S105: detecting and recording the third bias voltage V n ' generated on the surface of the workpiece to be processed after the completion of the bias compensation.

步驟S106:判斷n是否等於N。如果是,則步驟結束。如果否,則將n替換為n+1,並依次執行步驟S102至步驟S106。Step S106: It is judged whether n is equal to N. If yes, the step ends. If not, n is replaced by n+1, and steps S102 to S106 are sequentially performed.

由上可知。從n=1,循環往復執行步驟S102至步驟S106,直至n=N,上述步驟結束,即脈衝關閉。脈衝關閉前一時刻的實際電壓即為脈衝開啟時間最後時刻的目標電壓值。脈衝關閉之後,電子進入蝕刻槽底部,中和正電荷,使晶片表面偏壓恢復為0V。It can be seen from the above. From n = 1, the steps S102 to S106 are cyclically performed until n = N, and the above step ends, that is, the pulse is turned off. The actual voltage at the moment before the pulse is turned off is the target voltage at the last moment of the pulse-on time. After the pulse is turned off, electrons enter the bottom of the etch tank, neutralizing the positive charge, and restoring the wafer surface bias to 0V.

上述按脈衝週期向該基座加載偏壓功率的方法可實現在製程過程中對晶片表面上產生的偏壓進行即時動態調整補償,使晶片表面達到如第4圖所示的補償效果。其中,N值越大,補償效果越好。The above method of applying bias power to the susceptor according to the pulse period can realize real-time dynamic adjustment compensation of the bias voltage generated on the surface of the wafer during the process, so that the surface of the wafer reaches the compensation effect as shown in FIG. Among them, the larger the value of N, the better the compensation effect.

其中,上述各迴圈中第二偏壓的檢測與輸出電壓由初始電壓值增加至目標電壓值是在相同的製程條件下進行,即,該檢測與電壓的增大過程是在相同的脈衝開啟時間,相同的脈衝功率和脈衝占空比,以及相同的初始電壓值下進行,以確保檢測獲得的待加工工件表面損失的偏壓恰好等於待加工工件表面損失的偏壓的補償量,從而使待加工工件表面的負偏壓保持在恒定的初始電壓水準,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。Wherein, the detection and output voltage of the second bias voltage in each of the loops is increased from the initial voltage value to the target voltage value under the same process condition, that is, the detection and voltage increase process is performed at the same pulse. Time, the same pulse power and pulse duty cycle, and the same initial voltage value are performed to ensure that the bias of the surface loss of the workpiece to be processed obtained by the test is exactly equal to the compensation amount of the bias of the surface loss of the workpiece to be processed, thereby The negative bias of the surface of the workpiece to be processed is maintained at a constant initial voltage level, thereby not only avoiding a reduction in the plasma processing rate, but also ensuring the productivity, and ensuring that the surface of the workpiece to be processed can be sufficiently treated to meet its electrical performance.

可選地,如第2圖所示,在向基座加載偏壓功率期間,例如,在脈衝開啟時間T1內,偏壓射頻源的輸出電壓呈線性增加。當偏壓射頻源輸出的脈衝波形為方波時,待加工工件上的正電荷積累基本呈線性趨勢,因此,通過使偏壓射頻源的輸出電壓呈線性增加,能夠相應地對線性增加的正電荷進行抵消,從而使待加工工件上獲得滿足要求的負偏壓水準。Alternatively, as shown in FIG. 2, during the loading of the bias power to the pedestal, for example, during the pulse-on time T1, the output voltage of the biased RF source increases linearly. When the pulse waveform output from the bias RF source is a square wave, the positive charge accumulation on the workpiece to be processed has a substantially linear trend. Therefore, by linearly increasing the output voltage of the bias RF source, the linear increase can be correspondingly increased. The charge is cancelled to achieve a desired negative bias level on the workpiece to be processed.

其中,偏壓射頻源的輸出電壓的初始電壓值為Vs,目標電壓值為Vt。偏壓射頻源的輸出電壓呈線性增大的斜率為: K= tanθ=(Vt-Vs)/T1; 其中,Vt為目標電壓值,Vs為初始電壓值,T1為脈衝開啟時間。上述斜率K越大,則說明偏壓射頻源的輸出電壓增加的速度越快;反之,上述斜率K越小,則說明偏壓射頻源的輸出電壓增加的速度越慢。Wherein, the initial voltage value of the output voltage of the bias RF source is Vs, and the target voltage value is Vt. The slope of the output voltage of the bias RF source increases linearly: K = tan θ = (Vt - Vs) / T1; where Vt is the target voltage value, Vs is the initial voltage value, and T1 is the pulse turn-on time. The larger the slope K is, the faster the output voltage of the bias RF source is increased. Conversely, the smaller the slope K is, the slower the output voltage of the bias RF source is increased.

以偏壓射頻源輸出脈衝的電感耦合電漿蝕刻裝置為例,偏壓射頻源為可輸出如第2圖所示波形的新型脈衝調製射頻源。脈衝調製射頻源用於向基座加載負偏壓,以使置於基座上的待蝕刻晶片表面產生負偏壓,以吸引電漿向待蝕刻晶片表面轟擊。For example, an inductively coupled plasma etching device that biases an RF source output pulse is a novel pulse-modulated RF source that can output a waveform as shown in FIG. The pulse modulated RF source is used to apply a negative bias to the pedestal to create a negative bias on the surface of the wafer to be etched placed on the susceptor to attract plasma to the surface of the wafer to be etched.

如第4圖所示,在進行蝕刻製程的過程中,脈衝調製射頻源輸出脈衝頻率為50Hz,占空比為60%,初始電壓值Vs為300V。當脈衝的占空比設定為60%時,脈衝開啟和關閉階段待蝕刻晶片表面偏壓由300V降低至200V,即偏壓損失了100V。因此,為了對待蝕刻晶片表面的偏壓損失進行補償,脈衝調製射頻源輸出的目標電壓值Vt應增加為400V,以補償上述損失的100V偏壓,即脈衝調製射頻源輸出的初始電壓值Vs與目標電壓值Vt的電壓比Vr為0.75。此時,偏壓射頻源輸出的脈衝調製波形及對應的待蝕刻晶片表面的負偏壓如第4圖所示。脈衝開啟階段(Pulse on),輸出偏壓由300V線性增加至400V,線性增加斜率tanθ= (400V-300V)/12ms,從而補償了待蝕刻晶片表面因正電荷積累造成的負偏壓損失,使得待蝕刻晶片表面偏壓維持在初始電壓值Vs水準不變,從而使待加工工件表面的負偏壓保持在恒定的初始電壓水準,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。As shown in Fig. 4, during the etching process, the pulse modulation RF source output pulse frequency is 50 Hz, the duty ratio is 60%, and the initial voltage value Vs is 300V. When the duty cycle of the pulse is set to 60%, the surface bias of the wafer to be etched during the pulse on and off phases is reduced from 300V to 200V, that is, the bias voltage is lost by 100V. Therefore, in order to compensate for the bias loss of the surface to be etched, the target voltage value Vt of the pulse-modulated RF source output should be increased to 400V to compensate for the above-mentioned loss of 100V bias voltage, that is, the initial voltage value Vs of the pulse-modulated RF source output and The voltage ratio Vr of the target voltage value Vt is 0.75. At this time, the pulse modulation waveform output from the bias RF source and the corresponding negative bias voltage on the surface of the wafer to be etched are as shown in FIG. In the pulse on phase, the output bias voltage is linearly increased from 300V to 400V, and the linear increase slope tan θ = (400V-300V) / 12ms, thereby compensating for the negative bias loss caused by the positive charge accumulation on the surface of the wafer to be etched. The surface bias of the wafer to be etched is maintained at the initial voltage value Vs level, so that the negative bias voltage of the surface of the workpiece to be processed is maintained at a constant initial voltage level, thereby not only avoiding the plasma processing rate reduction, ensuring the productivity, but also ensuring The surface of the workpiece to be processed can be fully treated to meet the electrical requirements.

在脈衝關閉階段(Pulse off),自由電子進入待蝕刻晶片表面的蝕刻槽中和其中的正電荷,使得待蝕刻晶片表面恢復到零電勢;如此反覆。從第4圖中可以看出在脈衝開啟時間內,對脈衝進行調製之後解決了待蝕刻晶片表面由於正電荷積累造成的負偏壓下降問題,從而相對先前技術保持了預期的蝕刻速率,進而保證了晶片的產能。In the pulse off phase, free electrons enter the etched trench in the surface of the wafer to be etched and the positive charge therein, causing the surface of the wafer to be etched to return to zero potential; It can be seen from Fig. 4 that during the pulse-on time, the pulse is modulated to solve the problem of negative bias drop due to positive charge accumulation on the surface of the wafer to be etched, thereby maintaining the expected etch rate relative to the prior art, thereby ensuring The production capacity of the wafer.

需要說明的是,在脈衝的開啟時間T1內,輸出的脈衝電壓也可以非線性增加。非線性增加的電壓能夠相應地對非線性增加的積累正電荷進行抵消,從而使待處理晶片上獲得滿足要求的負偏壓水準。It should be noted that the pulse voltage of the output may also increase nonlinearly during the turn-on time T1 of the pulse. The non-linearly increased voltage can correspondingly cancel the non-linearly increasing accumulated positive charge, thereby achieving a desired negative bias level on the wafer to be processed.

可選的,如第2圖所示,初始電壓值Vs與目標電壓值Vt的比值的取值範圍在0.1-0.9。在該範圍內調整初始電壓值Vs與目標電壓值Vt的比值,可以實現對待處理晶片表面偏壓損失的適當補償,從而能夠根據對待處理晶片的不同的處理製程目標要求,對待處理晶片的處理速率進行調控,進而實現對晶片處理速率的精確調控,提升晶片處理品質,保證晶片產能。Optionally, as shown in FIG. 2, the ratio of the initial voltage value Vs to the target voltage value Vt ranges from 0.1 to 0.9. Adjusting the ratio of the initial voltage value Vs to the target voltage value Vt within this range can achieve appropriate compensation of the wafer surface bias loss to be processed, thereby enabling processing of the wafer to be processed according to different processing process target requirements of the wafer to be processed. Regulation is carried out to achieve precise control of the wafer processing rate, improve wafer processing quality, and ensure wafer throughput.

在本實施例中,偏壓射頻源為脈衝調製射頻源,其輸出的脈衝的脈衝頻率f=1/(T1+T2),且脈衝頻率f的調整範圍為10Hz-20KHz。脈衝的占空比D=T1/(T1+T2)調整範圍為10%-90%。脈衝調製射頻源的射頻頻率為2MHz、13.56MHz或60MHz等 。本實施例中的偏壓調製方法不僅適用於電感耦合電漿處理製程(ICP),而且適用於電容耦合電漿處理製程(CCP)、微波電漿處理製程和微波電子迴旋共振電漿處理製程(ECR)。In this embodiment, the bias RF source is a pulse-modulated RF source, and the pulse frequency of the output pulse is f=1/(T1+T2), and the pulse frequency f is adjusted in the range of 10 Hz-20 KHz. The duty cycle of the pulse D=T1/(T1+T2) is adjusted from 10% to 90%. The RF frequency of the pulse-modulated RF source is 2MHz, 13.56MHz or 60MHz. The bias modulation method in this embodiment is applicable not only to an inductively coupled plasma processing process (ICP), but also to a capacitively coupled plasma processing process (CCP), a microwave plasma processing process, and a microwave electron cyclotron resonance plasma processing process ( ECR).

綜上所述,本發明實施例提供的偏壓調製方法、偏壓調製系統和電漿處理裝置的技術方案中,在向基座加載偏壓功率期間,增大偏壓射頻源的輸出電壓,以使該輸出電壓由初始電壓值增加至目標電壓值。由於偏壓射頻源的輸出電壓逐漸增大,這使得在待加工工件表面上產生的負偏壓逐漸增大,而負偏壓的增大量能夠全部或部分補償因逐漸累積到待加工工件表面的正離子產生的正電勢而損失的偏壓,也就是說,雖然正電勢會減小晶圓表面的負偏壓,但是負偏壓的減小量與負偏壓的增大量基本持平,從而可以使負偏壓保持在預設範圍內,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。 實施例2:In summary, in the technical solutions of the bias modulation method, the bias modulation system, and the plasma processing device provided by the embodiments of the present invention, the output voltage of the bias RF source is increased during the loading of the bias power to the susceptor. So that the output voltage is increased from the initial voltage value to the target voltage value. Since the output voltage of the bias RF source is gradually increased, the negative bias generated on the surface of the workpiece to be processed is gradually increased, and the amount of increase in the negative bias can be fully or partially compensated for being gradually accumulated on the surface of the workpiece to be processed. The bias generated by the positive potential generated by the positive ions, that is, although the positive potential reduces the negative bias of the wafer surface, the reduction of the negative bias is substantially the same as the increase of the negative bias, thereby Keeping the negative bias voltage within the preset range can not only avoid the plasma processing rate reduction, ensure the productivity, but also ensure that the surface of the workpiece to be processed can be fully processed to meet the electrical performance requirements. Example 2:

本實施例提供一種偏壓調製系統,如第5圖所示,用於對放置在基座10表面的待加工工件的負偏壓進行調製。該偏壓調製系統包括偏壓射頻源7和電壓調整模組,其中,偏壓射頻源7與用於承載待加工工件的基座10電連接,用於向基座10加載偏壓功率,以使待加工工件的表面產生負偏壓。電壓調整模組9與偏壓射頻源7電連接,用於在偏壓射頻源向該基座加載偏壓功率期間,增大偏壓射頻源的輸出電壓,以使輸出電壓由初始電壓值增加至目標電壓值,從而使在待加工工件表面上產生的負偏壓在偏壓射頻源向基座加載偏壓功率期間保持在預設範圍。The present embodiment provides a bias modulation system, as shown in FIG. 5, for modulating a negative bias voltage of a workpiece to be processed placed on the surface of the susceptor 10. The bias modulation system includes a bias RF source 7 and a voltage adjustment module, wherein the bias RF source 7 is electrically coupled to a susceptor 10 for carrying a workpiece to be processed for loading bias power to the susceptor 10 to The surface of the workpiece to be processed is negatively biased. The voltage adjustment module 9 is electrically connected to the bias RF source 7 for increasing the output voltage of the bias RF source during the bias power supply of the bias RF source to the pedestal to increase the output voltage from the initial voltage value. To the target voltage value, such that the negative bias generated on the surface of the workpiece to be processed is maintained within a preset range during the biasing of the bias RF source to the susceptor.

借助電壓調整模組9,可以使得在待加工工件表面上產生的負偏壓逐漸增大,而負偏壓的增大量能夠全部或部分補償因逐漸累積到待加工工件表面的正離子產生的正電勢而損失的偏壓,也就是說,雖然正電勢會減小晶圓表面的負偏壓,但是負偏壓的減小量與負偏壓的增大量基本持平,從而可以使負偏壓保持在預設範圍內,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。By means of the voltage adjustment module 9, the negative bias generated on the surface of the workpiece to be processed can be gradually increased, and the increase of the negative bias can compensate for the positive or negative generation of the positive ions accumulated on the surface of the workpiece to be processed. The bias voltage lost by the potential, that is, although the positive potential reduces the negative bias of the wafer surface, the reduction of the negative bias is substantially the same as the increase of the negative bias, so that the negative bias can be maintained. Within the preset range, not only can the plasma processing rate be reduced, the production capacity can be ensured, but also the surface of the workpiece to be processed can be sufficiently processed to meet the electrical performance requirements.

其中,待加工工件為待處理晶片4。The workpiece to be processed is the wafer 4 to be processed.

在本實施例中,如第5圖所示,電壓調整模組9包括時鐘產生器91、電壓感測器92和數位處理器93,其中,時鐘產生器91能夠發出與偏壓射頻源同步的時鐘訊號。電壓感測器92與時鐘產生器91進行通訊,以能夠在脈衝開啟時間內檢測在待加工工件表面上產生的負偏壓。數位處理器93與電壓感測器92進行通訊,用於接收來自電壓感測器92發送的負偏壓,並根據該負偏壓計算獲得輸出電壓調整值,並將偏壓射頻源的輸出電壓調整為輸出電壓調整值,以使在待加工工件表面上產生的負偏壓在向基座加載偏壓功率期間保持在預設值。In this embodiment, as shown in FIG. 5, the voltage adjustment module 9 includes a clock generator 91, a voltage sensor 92, and a digital processor 93, wherein the clock generator 91 can emit a synchronization with the bias RF source. Clock signal. The voltage sensor 92 is in communication with the clock generator 91 to be able to detect a negative bias generated on the surface of the workpiece to be processed during the pulse-on time. The digital processor 93 is in communication with the voltage sensor 92 for receiving a negative bias voltage sent from the voltage sensor 92, and obtaining an output voltage adjustment value based on the negative bias voltage, and biasing the output voltage of the RF source. The output voltage adjustment value is adjusted so that the negative bias generated on the surface of the workpiece to be processed is maintained at a preset value during the loading of the bias power to the susceptor.

其中,電壓感測器92檢測t=0時,在待加工工件表面上產生的第一偏壓V0 ;該第一偏壓V0 等於該初始電壓值,和檢測在當前的脈衝開啟時間的tn時刻,在該待加工工件表面上產生的第二偏壓Vn;其中, tn=n(T1/N) N≥100,且N為整數;1≤n≤N,且n為整數;T1為脈衝開啟時間的長度; 當n=N時,在tn時刻,偏壓射頻源的輸出電壓為目標電壓值;以及檢測並記錄完成偏壓補償後在待加工工件表面上產生的第三偏壓Vn ’。Wherein, the voltage sensor 92 detects a first bias voltage V 0 generated on the surface of the workpiece to be processed when t=0; the first bias voltage V 0 is equal to the initial voltage value, and detecting the current pulse turn-on time At time tn, a second bias voltage Vn is generated on the surface of the workpiece to be processed; wherein tn=n(T1/N) N≥100, and N is an integer; 1≤n≤N, and n is an integer; T1 is The length of the pulse-on time; when n=N, the output voltage of the bias RF source is the target voltage value at time tn; and the third bias voltage V generated on the surface of the workpiece to be processed after the completion of the bias compensation is detected and recorded n '.

數位處理器93接收並記錄來自電壓感測器92發送的第一偏壓V0 、該第二偏壓Vn和該第三偏壓Vn ’,並執行: 計算第二偏壓Vn與第三偏壓Vn-1 ’的差值V;其中,該第三偏壓Vn-1 ’為在上一時刻完成偏壓補償後在待加工工件表面上產生的偏壓;V0 '等於第一偏壓V0The digital processor 93 receives and records the first bias voltage V 0 , the second bias voltage Vn and the third bias voltage V n ' transmitted from the voltage sensor 92, and performs: calculating the second bias voltage Vn and the third a difference V of the bias voltage V n-1 '; wherein the third bias voltage V n-1 'is a bias voltage generated on the surface of the workpiece to be processed after the bias compensation is completed at the previous time; V 0 ' is equal to the first A bias voltage V 0 .

然後,數位處理器93將在當前的脈衝開啟時間的tn時刻偏壓射頻源的輸出電壓即時調整為tn-1時刻偏壓射頻源的輸出電壓與差值V之和。Then, the digital processor 93 immediately adjusts the output voltage of the biased RF source at the time tn of the current pulse-on time to the sum of the output voltage of the biased RF source and the difference V at time tn-1.

之後,數位處理器93判斷n是否等於N,如果是,則指令電壓感測器92停止檢測工作,和停止調整偏壓射頻源的輸出電壓;如果否,則控制電壓感測器82繼續檢測工作,和即時調整偏壓射頻源的輸出電壓。Thereafter, the digital processor 93 determines whether n is equal to N, and if so, the command voltage sensor 92 stops the detecting operation, and stops adjusting the output voltage of the bias RF source; if not, the control voltage sensor 82 continues the detecting operation. , and instantly adjust the output voltage of the bias RF source.

其中,時鐘產生器91用於產生方波脈衝,方波脈衝的脈衝週期為T1/N。偏壓射頻源7為可輸出如第2圖所示波形的新型脈衝調製射頻源。時鐘產生器91產生的方波脈衝輸入至電壓感測器92中。其中N為大於0的整數,為保證電壓補償的及時性和有效性,一般選取N≥100,N值越大,補償效果越好。電壓感測器92負責進行晶片4表面第一偏壓和第二偏壓的檢測,其進行檢測的時刻由時鐘產生器91輸出的方波脈衝控制,可設置為脈衝上升沿或下降沿觸發檢測動作,其中,n為時鐘產生器91方波脈衝的計數值。數位處理器93負責對電壓感測器92的檢測數據進行接收、記錄和運算,其運算的結果回饋至偏壓射頻源7,使得偏壓射頻源7可根據回饋的結果即時進行輸出脈衝電壓的調整。The clock generator 91 is used to generate a square wave pulse, and the pulse period of the square wave pulse is T1/N. The bias RF source 7 is a novel pulse modulated RF source that can output a waveform as shown in FIG. The square wave pulse generated by the clock generator 91 is input to the voltage sensor 92. Where N is an integer greater than 0, in order to ensure the timeliness and effectiveness of voltage compensation, generally N≥100, the larger the N value, the better the compensation effect. The voltage sensor 92 is responsible for detecting the first bias voltage and the second bias voltage on the surface of the wafer 4. The timing of detecting is controlled by a square wave pulse outputted by the clock generator 91, and can be set to trigger detection of a rising or falling edge of the pulse. Action, where n is the count value of the square wave pulse of the clock generator 91. The digital processor 93 is responsible for receiving, recording and calculating the detection data of the voltage sensor 92, and the result of the operation is fed back to the bias RF source 7, so that the bias RF source 7 can immediately output the pulse voltage according to the result of the feedback. Adjustment.

在本實施例中,通過電壓調整模組9中的各裝置按脈衝週期向基座加載偏壓功率的具體過程為:偏壓射頻源7與時鐘產生器92同時輸出脈衝,假設偏壓射頻源7起始輸出電壓為(Vs)0=V0′ ,開始的瞬間(t=0),電壓感測器92檢測當前晶片4表面的第一偏壓V0=(Vs)0 =V0′,並輸送到數位處理器93中進行記錄保存。In this embodiment, the specific process of loading the bias power into the pedestal by the voltage adjustment module 9 in the pulse period is: the bias RF source 7 and the clock generator 92 simultaneously output pulses, assuming a bias RF source 7 The initial output voltage is (Vs)0=V0', and at the beginning (t=0), the voltage sensor 92 detects the first bias voltage V0=(Vs)0=V0' of the surface of the current wafer 4, and transports Record storage is performed in the digital processor 93.

假設n為大於0的整數,初始值為1,n值可以改變,並保存在數位處理器93中。時鐘產生器91輸出的下一個脈衝上升沿/下降沿到來時,即t=n*(T1/N)時刻(n=1),電壓感測器92的檢測動作被觸發,檢測得到晶片4表面的第二偏壓V1,並將此結果發送至數位處理器93中。數位處理器93對檢測結果進行運算,得到V= V1- V0′ ,V即為需要補償的電壓,並將結果V回饋至偏壓射頻源7中,偏壓射頻源7根據回饋結果進行即時的輸出電壓調整(Vs)1=(Vs)0+V。如此循環往復,直至n=N,脈衝關閉。脈衝關閉前一時刻偏壓射頻源7輸出的電壓即為脈衝開啟時間內最後時刻的目標電壓 。脈衝關閉後,電子進入蝕刻槽底部,中和正電荷,使晶片4偏壓恢復為0V。Assuming n is an integer greater than 0, the initial value is 1, and the value of n can be changed and stored in the digital processor 93. When the rising edge/falling edge of the next pulse output from the clock generator 91 comes, that is, t=n*(T1/N) time (n=1), the detection action of the voltage sensor 92 is triggered, and the surface of the wafer 4 is detected. The second bias voltage V1 is sent to the digital processor 93. The digital processor 93 operates on the detection result to obtain V=V1-V0', where V is the voltage to be compensated, and the result V is fed back to the bias RF source 7, and the bias RF source 7 is instantaneous according to the feedback result. Output voltage adjustment (Vs) 1 = (Vs) 0 + V. This cycle is repeated until n=N and the pulse is turned off. The voltage output from the bias voltage source 7 at the moment before the pulse is turned off is the target voltage at the last moment of the pulse turn-on time. After the pulse is turned off, electrons enter the bottom of the etch tank, neutralizing the positive charge, and the wafer 4 is biased back to 0V.

該射頻脈衝調製系統可實現製程過程中晶片4表面偏壓的即時動態補償,達到如第4圖所示的補償效果。The RF pulse modulation system can realize the instantaneous dynamic compensation of the surface bias of the wafer 4 during the process, and achieve the compensation effect as shown in FIG.

本實施例中的偏壓調製系統,通過設置電壓調整模組,可以使得在待加工工件表面上產生的負偏壓逐漸增大,而負偏壓的增大量能夠全部或部分補償因逐漸累積到待加工工件表面的正離子產生的正電勢而損失的偏壓,也就是說,雖然正電勢會減小晶圓表面的負偏壓,但是負偏壓的減小量與負偏壓的增大量基本持平,從而可以使負偏壓保持在預設範圍內,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。 實施例3:In the bias modulation system of this embodiment, by setting the voltage adjustment module, the negative bias generated on the surface of the workpiece to be processed can be gradually increased, and the increase of the negative bias can be fully or partially compensated due to the gradual accumulation. The bias voltage lost by the positive potential generated by the positive ions on the surface of the workpiece to be processed, that is, although the positive potential reduces the negative bias of the wafer surface, the reduction of the negative bias and the increase of the negative bias It is basically flat, so that the negative bias can be kept within the preset range, thereby not only avoiding the plasma processing rate reduction, ensuring the productivity, but also ensuring that the surface of the workpiece to be processed can be sufficiently processed to meet the electrical performance. Example 3:

本實施例提供一種電漿處理裝置,包括用於承載待加工工件的基座,以及上述實施例2中的偏壓調製系統,該偏壓調製系統與基座電連接。The present embodiment provides a plasma processing apparatus including a susceptor for carrying a workpiece to be processed, and the bias modulation system of the above-described Embodiment 2, the bias modulation system being electrically connected to the susceptor.

其中,電漿處理裝置還包括電漿產生裝置,其包括線圈和與該線圈連接的上電極射頻源,上電極射頻源為連續波射頻源或脈衝調製射頻源。The plasma processing apparatus further includes a plasma generating device including a coil and an upper electrode RF source connected to the coil, wherein the upper electrode RF source is a continuous wave RF source or a pulse modulated RF source.

通過採用上述實施例2中的偏壓調製系統,可以使得在待加工工件表面上產生的負偏壓逐漸增大,而負偏壓的增大量能夠全部或部分補償因逐漸累積到待加工工件表面的正離子產生的正電勢而損失的偏壓,也就是說,雖然正電勢會減小晶圓表面的負偏壓,但是負偏壓的減小量與負偏壓的增大量基本持平,從而可以使負偏壓保持在預設範圍內,進而不僅可以避免電漿處理速率降低,保證產能,而且可以保證使待加工工件表面能夠被充分處理,使其電學性能滿足要求。By adopting the bias modulation system of the above-described Embodiment 2, the negative bias generated on the surface of the workpiece to be processed can be gradually increased, and the increase in the negative bias can be fully or partially compensated for gradually accumulating to the surface of the workpiece to be processed. The positive ion generated by the positive ion and the bias voltage lost, that is, although the positive potential reduces the negative bias of the wafer surface, the reduction of the negative bias is substantially the same as the increase of the negative bias, thereby The negative bias voltage can be kept within the preset range, thereby not only avoiding the plasma processing rate reduction, ensuring the productivity, but also ensuring that the surface of the workpiece to be processed can be sufficiently processed to meet the electrical performance requirements.

另外,值得注意的是,本發明的偏壓調製方法、偏壓調製系統以及包括該偏壓調製系統的電漿處理裝置,不限於電感耦合電漿產生、電容耦合電漿產生中出現的負偏壓損失的問題,上述設定的電感耦合電漿或電容耦合電漿產生僅為了說明本發明的具體實施方式,並不用於對本發明進行限制。只要存在待加工工件表面的負偏壓損失的問題,那麼就可以採用本發明的偏壓調製方法,偏壓調製系統及電漿處理裝置解決存在的技術問題。In addition, it is worth noting that the bias modulation method, the bias modulation system, and the plasma processing apparatus including the bias modulation system of the present invention are not limited to the negative bias occurring in the generation of the inductively coupled plasma and the generation of the capacitively coupled plasma. The problem of pressure loss, the above-described inductively coupled plasma or capacitively coupled plasma is merely illustrative of specific embodiments of the invention and is not intended to limit the invention. As long as there is a problem of negative bias loss on the surface of the workpiece to be processed, the bias modulation method of the present invention can be employed, and the bias modulation system and the plasma processing apparatus solve the technical problems.

可以理解的是,以上實施方式僅僅是為了說明本發明的原理而採用的示例性實施方式,然而本發明並不侷限於此。對於本領域內的普通技術人員而言,在不脫離本發明的精神和實質的情況下,可以做出各種變型和改進,這些變型和改進也視為本發明的保護範圍。It is to be understood that the above embodiments are merely exemplary embodiments employed to explain the principles of the invention, but the invention is not limited thereto. Various modifications and improvements can be made by those skilled in the art without departing from the spirit and scope of the invention. These modifications and improvements are also considered to be within the scope of the invention.

1‧‧‧射頻天線1‧‧‧RF antenna

2‧‧‧介電質視窗2‧‧‧Dielectric window

3‧‧‧真空腔室3‧‧‧vacuum chamber

4‧‧‧晶片4‧‧‧ wafer

5‧‧‧金屬電極5‧‧‧Metal electrode

6‧‧‧載片臺6‧‧‧Slide

7‧‧‧偏壓射頻源7‧‧‧Bias RF source

8‧‧‧主射頻源8‧‧‧Primary RF source

T1‧‧‧脈衝開啟時間T1‧‧‧ pulse on time

T2‧‧‧脈衝關閉時間T2‧‧‧ pulse off time

Vs‧‧‧初始電壓Vs‧‧‧ initial voltage

Vt‧‧‧目標電壓Vt‧‧‧ target voltage

9‧‧‧電壓調整模組9‧‧‧Voltage adjustment module

91‧‧‧時鐘產生器91‧‧‧clock generator

92‧‧‧電壓感測器92‧‧‧ voltage sensor

93‧‧‧數位處理器93‧‧‧Digital Processor

10‧‧‧基座10‧‧‧ Pedestal

第1圖為先前技術中電感耦合半導體蝕刻裝置的結構示意圖; 第2圖為本發明一種實施方式的調製後的脈衝調製射頻源輸出的波形圖; 第3圖為本發明一種實施方式的偏壓調製方法的流程示意圖; 第4圖為本發明一種實施方式的調製後的脈衝調製射頻源輸出的波形及相應的晶片表面的實際負偏壓波形圖; 第5圖為本發明一種實施方式的偏壓調製系統示意圖。1 is a schematic structural view of an inductively coupled semiconductor etching apparatus in the prior art; FIG. 2 is a waveform diagram of a modulated pulse-modulated RF source output according to an embodiment of the present invention; and FIG. 3 is a bias diagram of an embodiment of the present invention. FIG. 4 is a schematic diagram of a waveform of a modulated pulse modulated RF source output and an actual negative bias waveform of a corresponding wafer surface according to an embodiment of the present invention; FIG. 5 is a partial embodiment of the present invention Schematic diagram of the pressure modulation system.

Claims (13)

一種偏壓調製方法,其特徵在於,包括: 在向用於承載一待加工工件的一基座加載偏壓功率期間,增大一偏壓射頻源的一輸出電壓,以使該輸出電壓由一初始電壓值增加至一目標電壓值,從而使該待加工工件表面上產生的負偏壓在向該基座加載偏壓功率期間保持在預設範圍內。A bias modulation method, comprising: increasing an output voltage of a bias RF source during loading of a bias power to a pedestal for carrying a workpiece to be processed, so that the output voltage is The initial voltage value is increased to a target voltage value such that a negative bias voltage generated on the surface of the workpiece to be processed is maintained within a preset range during loading of the bias power to the susceptor. 如申請專利範圍第1項所述之偏壓調製方法,其中,該目標電壓值與該初始電壓值的差值等於一負偏壓損失值,該負偏壓損失值為在向該基座加載偏壓功率期間,該偏壓射頻源的輸出電壓保持該初始電壓值不變時,在該待加工工件表面上產生的負偏壓的損失值。The bias modulation method according to claim 1, wherein the difference between the target voltage value and the initial voltage value is equal to a negative bias loss value, and the negative bias loss value is loaded on the pedestal During the bias power, the output voltage of the bias RF source maintains the loss value of the negative bias generated on the surface of the workpiece to be processed while the initial voltage value remains unchanged. 如申請專利範圍第1項或第2項所述之偏壓調製方法,其中,按一脈衝週期向該基座加載偏壓功率; 其中,該脈衝週期包括一脈衝開啟時間和一脈衝關閉時間,在該脈衝開啟時間,向該基座加載偏壓功率,同時增大偏壓射頻源的一輸出電壓,以使該輸出電壓由一初始電壓值增加至一目標電壓值;在該脈衝關閉時間,停止向該基座加載偏壓功率。The bias modulation method according to claim 1 or 2, wherein the pedestal is loaded with a bias power in a pulse period; wherein the pulse period includes a pulse on time and a pulse off time, During the pulse-on time, the pedestal is loaded with bias power while increasing an output voltage of the bias RF source to increase the output voltage from an initial voltage value to a target voltage value; Stop loading bias power to the pedestal. 如申請專利範圍第3項所述之偏壓調製方法,其中,在該脈衝開啟時間向該基座加載偏壓功率,具體包括以下步驟: 步驟S101:檢測並記錄t=0時,在該待加工工件表面上產生的一第一偏壓V0 ;該第一偏壓V0 等於該初始電壓值; 步驟S102:檢測並記錄在當前的脈衝開啟時間的tn時刻,在該待加工工件表面上產生的一第二偏壓Vn;其中, tn=n(T1/N) N≥100,且N為整數;1≤n≤N,且n為整數;T1為該脈衝開啟時間的長度; 當n=N時,在tn時刻,該偏壓射頻源的輸出電壓為該目標電壓值; 步驟S103:計算該第二偏壓Vn與一第三偏壓V’n-1的一差值V;其中,該第三偏壓V’n-1為在上一時刻完成偏壓補償後在該待加工工件表面上產生的偏壓;第三偏壓V0 '等於第一偏壓V0 ; 步驟S104:將在當前的脈衝開啟時間的tn時刻該偏壓射頻源的輸出電壓即時調整為tn-1時刻該偏壓射頻源的輸出電壓與該差值V之和; 步驟S105:檢測並記錄完成偏壓補償後在該待加工工件表面上產生的第三偏壓Vn ’; 步驟S106:判斷n是否等於N;如果是,則步驟結束;如果否,則將n替換為n+1,並依次執行該步驟S102至步驟S106。The bias modulation method of claim 3, wherein loading the bias power to the susceptor at the pulse-on time comprises the following steps: Step S101: detecting and recording t=0, in the waiting Processing a first bias voltage V 0 generated on the surface of the workpiece; the first bias voltage V 0 is equal to the initial voltage value; Step S102: detecting and recording at the time tn of the current pulse turn-on time, on the surface of the workpiece to be processed Generating a second bias voltage Vn; wherein tn=n(T1/N) N≥100, and N is an integer; 1≤n≤N, and n is an integer; T1 is the length of the pulse on time; =N, at the time tn, the output voltage of the bias RF source is the target voltage value; Step S103: calculating a difference V between the second bias voltage Vn and a third bias voltage V'n-1; The third bias voltage V'n-1 is a bias voltage generated on the surface of the workpiece to be processed after the bias compensation is completed at the previous time; the third bias voltage V 0 ' is equal to the first bias voltage V 0 ; Step S104 : The output voltage of the bias RF source will be immediately adjusted to tn-1 at the time tn of the current pulse-on time. Voltage V and the sum of the difference; Step S105: After detecting and generating the bias compensation recording completion workpiece surface to be machined in the third bias V n '; Step S106: determining whether or not n is equal to N; if so, The step ends; if not, n is replaced by n+1, and step S102 to step S106 are sequentially performed. 如申請專利範圍第1項或第2項所述之調製方法,其中,該初始電壓值與該目標電壓值的比值的取值範圍在0.1-0.9。The modulation method of claim 1 or 2, wherein the ratio of the initial voltage value to the target voltage value ranges from 0.1 to 0.9. 如申請專利範圍第1項所述之調製方法,其中,在向該基座加載偏壓功率期間,該偏壓射頻源的輸出電壓呈線性增大。The modulation method of claim 1, wherein the output voltage of the bias RF source increases linearly during loading of the bias power to the susceptor. 如申請專利範圍第6項所述之調製方法,其中,該偏壓射頻源的輸出電壓呈線性增大的斜率為: K=(Vt-Vs)/T1; 其中,Vt為該目標電壓值,Vs為該初始電壓值,T1為該脈衝開啟時間。The modulation method according to claim 6, wherein the output voltage of the bias RF source has a linear increase slope: K=(Vt−Vs)/T1; wherein Vt is the target voltage value, Vs is the initial voltage value and T1 is the pulse on time. 一種偏壓調製系統,其特徵在於,包括: 一偏壓射頻源,該偏壓射頻源與用於承載一待加工工件的一基座電連接,用於向該基座加載偏壓功率; 一電壓調整模組,該電壓調整模組與該偏壓射頻源電連接,用於在該偏壓射頻源向該基座加載偏壓功率期間,增大該偏壓射頻源的一輸出電壓,以使該輸出電壓由一初始電壓值增加至一目標電壓值,從而使在該待加工工件表面上產生的負偏壓在該偏壓射頻源向該基座加載偏壓功率期間保持在預設範圍。A bias modulation system, comprising: a bias RF source electrically coupled to a pedestal for carrying a workpiece to be processed for loading bias power to the susceptor; a voltage adjustment module, the voltage adjustment module is electrically connected to the bias RF source, and is configured to increase an output voltage of the bias RF source during the bias power supply of the bias RF source to the pedestal Increasing the output voltage from an initial voltage value to a target voltage value such that a negative bias voltage generated on a surface of the workpiece to be processed is maintained within a preset range during loading of the bias RF source to the pedestal bias power . 如申請專利範圍第8項所述之偏壓調製系統,其中,該偏壓射頻源為一脈衝調製射頻源,以能夠按一脈衝週期向該基座加載偏壓功率;其中, 該脈衝週期包括一脈衝開啟時間和一脈衝關閉時間,在該脈衝開啟時間,該偏壓射頻源向該基座加載偏壓功率,同時該電壓調整模組增大偏壓射頻源的一輸出電壓,以使該輸出電壓由一初始電壓值增加至一目標電壓值;在該脈衝關閉時間,該偏壓射頻源停止向該基座加載偏壓功率。The bias modulation system of claim 8, wherein the bias RF source is a pulse modulated RF source to enable bias power to be applied to the pedestal in a pulse period; wherein the pulse period includes a pulse turn-on time and a pulse turn-off time, the bias RF source loads a bias power to the pedestal at the pulse turn-on time, and the voltage adjustment module increases an output voltage of the bias RF source to enable the The output voltage is increased from an initial voltage value to a target voltage value; at the pulse off time, the biased RF source stops loading bias power to the pedestal. 如申請專利範圍第9項所述之偏壓調製系統,其中,該電壓調整模組包括: 一時鐘產生器,該時鐘產生器能夠發出與該偏壓射頻源同步的時鐘訊號; 一電壓感測器,該電壓感測器與該時鐘產生器進行通訊,以能夠在該脈衝開啟時間內檢測在該待加工工件表面上產生的一負偏壓; 一數位處理器,該數位處理器與該電壓感測器進行通訊,用於接收來自該電壓感測器發送的該負偏壓,並根據該負偏壓計算獲得一輸出電壓調整值,並將該偏壓射頻源的輸出電壓調整為該輸出電壓調整值,以使在該待加工工件表面上產生的負偏壓在向該基座加載偏壓功率期間保持在預設值。The voltage modulation module of claim 9, wherein the voltage adjustment module comprises: a clock generator capable of emitting a clock signal synchronized with the bias RF source; and a voltage sensing The voltage sensor is in communication with the clock generator to detect a negative bias generated on the surface of the workpiece to be processed during the pulse on time; a digital processor, the digital processor and the voltage The sensor communicates to receive the negative bias voltage sent from the voltage sensor, and obtains an output voltage adjustment value according to the negative bias voltage, and adjusts the output voltage of the bias RF source to the output. The voltage adjustment value is such that a negative bias generated on the surface of the workpiece to be processed is maintained at a preset value during loading of the bias power to the susceptor. 如申請專利範圍第10項所述之偏壓調製系統,其中,該電壓感測器檢測t=0時,在該待加工工件表面上產生的一第一偏壓V0 ;該第一偏壓V0 等於該初始電壓值;和檢測在當前的一脈衝開啟時間的tn時刻,在該待加工工件表面上產生的一第二偏壓Vn;其中, tn=n(T1/N) N≥100,且N為整數;1≤n≤N,且n為整數;T1為該脈衝開啟時間的長度; 當n=N時,在tn時刻,該偏壓射頻源的輸出電壓為該目標電壓值;以及檢測並記錄完成偏壓補償後在該待加工工件表面上產生的一第三偏壓Vn ’。The bias modulation system of claim 10, wherein the voltage sensor detects a first bias voltage V 0 generated on the surface of the workpiece to be processed when t= 0 ; the first bias voltage V 0 is equal to the initial voltage value; and detecting a second bias voltage Vn generated on the surface of the workpiece to be processed at the time tn of the current one pulse on time; wherein tn=n(T1/N) N≥100 And N is an integer; 1≤n≤N, and n is an integer; T1 is the length of the pulse on time; when n=N, at tn, the output voltage of the bias RF source is the target voltage value; And detecting and recording a third bias voltage V n ' generated on the surface of the workpiece to be processed after the completion of the bias compensation. 如申請專利範圍第11項所述之偏壓調製系統,其中,該數位處理器接收並記錄來自該電壓感測器發送的該第一偏壓V0 、該第二偏壓Vn和該第三偏壓Vn ’,並執行: 計算該第二偏壓Vn與一第三偏壓Vn-1 ’的一差值V;其中,該第三偏壓Vn-1 ’為在上一時刻完成偏壓補償後在該待加工工件表面上產生的偏壓;V0 '等於第一偏壓V0 ; 將在當前的脈衝開啟時間的tn時刻該偏壓射頻源的輸出電壓即時調整為tn-1時刻該偏壓射頻源的輸出電壓與該差值V之和; 判斷n是否等於N;如果是,則控制該電壓感測器停止檢測工作,和停止調整該偏壓射頻源的輸出電壓;如果否,則控制該電壓感測器繼續檢測工作,和即時調整該偏壓射頻源的輸出電壓。The bias modulation system of claim 11, wherein the digital processor receives and records the first bias voltage V 0 , the second bias voltage Vn , and the third signal transmitted from the voltage sensor Bigging V n ', and performing: calculating a difference V between the second bias voltage Vn and a third bias voltage V n-1 '; wherein the third bias voltage V n-1 ' is at the previous moment After the bias compensation is completed, a bias voltage is generated on the surface of the workpiece to be processed; V 0 ' is equal to the first bias voltage V 0 ; the output voltage of the bias RF source is immediately adjusted to tn at the time tn of the current pulse-on time -1 the sum of the output voltage of the bias RF source and the difference V; determining whether n is equal to N; if so, controlling the voltage sensor to stop detecting operation, and stopping adjusting the output voltage of the bias RF source If not, the voltage sensor is controlled to continue the detection operation, and the output voltage of the bias RF source is adjusted instantaneously. 一種電漿處理裝置,包括:用於承載待加工工件的一基座,其特徵在於, 還包括申請專利範圍第8項至第12項任一項所述之偏壓調製系統,該偏壓調製系統與該基座電連接。A plasma processing apparatus comprising: a susceptor for carrying a workpiece to be processed, characterized by further comprising a bias modulation system according to any one of claims 8 to 12, the bias modulation The system is electrically connected to the base.
TW107118360A 2017-06-23 2018-05-29 Bias voltage modulation method, bias voltage modulation system and plasma processing device TWI715842B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201710486330.XA CN109119317B (en) 2017-06-23 2017-06-23 Bias voltage modulation method, bias voltage modulation system and plasma processing equipment
??201710486330.X 2017-06-23
CN201710486330.X 2017-06-23

Publications (2)

Publication Number Publication Date
TW201911363A true TW201911363A (en) 2019-03-16
TWI715842B TWI715842B (en) 2021-01-11

Family

ID=64732129

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107118360A TWI715842B (en) 2017-06-23 2018-05-29 Bias voltage modulation method, bias voltage modulation system and plasma processing device

Country Status (3)

Country Link
CN (1) CN109119317B (en)
TW (1) TWI715842B (en)
WO (1) WO2018233455A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110752135B (en) * 2019-10-31 2022-05-27 北京北方华创微电子装备有限公司 Radio frequency bias voltage adjusting method and device and plasma etching equipment
CN112530773B (en) * 2020-11-27 2023-11-14 北京北方华创微电子装备有限公司 Semiconductor processing equipment
CN113604788B (en) * 2021-07-27 2022-10-21 北京北方华创微电子装备有限公司 Base bias adjusting device and method and semiconductor process equipment

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102983099A (en) * 2011-09-07 2013-03-20 中国科学院微电子研究所 Semiconductor integrated circuit manufacturing method
US9536749B2 (en) * 2014-12-15 2017-01-03 Lam Research Corporation Ion energy control by RF pulse shape
CN105070627B (en) * 2015-07-15 2017-06-27 大连理工大学 It is a kind of to reduce the method that substrate material is damaged by high-energy ion bombardment

Also Published As

Publication number Publication date
WO2018233455A1 (en) 2018-12-27
TWI715842B (en) 2021-01-11
CN109119317B (en) 2020-11-10
CN109119317A (en) 2019-01-01

Similar Documents

Publication Publication Date Title
US11742182B2 (en) Control method and plasma processing apparatus
CN111029238B (en) Plasma processing apparatus and control method
JP7175239B2 (en) CONTROL METHOD, PLASMA PROCESSING APPARATUS, PROGRAM AND STORAGE MEDIUM
US11764082B2 (en) Control method and plasma processing apparatus
US11742183B2 (en) Plasma processing apparatus and control method
CN111357077A (en) Plasma processing system using synchronization signal modulation
KR20080111801A (en) Plasma processing apparatus and method thereof
TWI603368B (en) Plasma processing apparatus and plasma processing method
KR102311566B1 (en) Plasma processing apparatus and control method
TWI715842B (en) Bias voltage modulation method, bias voltage modulation system and plasma processing device
US20190035606A1 (en) Plasma Processing Apparatus and Method, and Method of Manufacturing Semiconductor Device Using the Same
US20240047195A1 (en) Delayed pulsing for plasma processing of wafers
US20170186591A1 (en) Cleaning method of plasma processing apparatus and plasma processing apparatus
US20230170194A1 (en) Ion energy control on electrodes in a plasma reactor
US20240162007A1 (en) Reducing aspect ratio dependent etch with direct current bias pulsing
US11996271B2 (en) Plasma processing apparatus
JP7511423B2 (en) Plasma processing apparatus, plasma processing method, and power supply system
KR20240090877A (en) Ion energy control for electrodes in a plasma reactor
JP2012129429A (en) Plasma processing method
TW202422696A (en) Plasma processing device, control method, processor and non-transitory computer-readable recording medium