TW201532487A - High performance package and packaging method thereof - Google Patents
High performance package and packaging method thereof Download PDFInfo
- Publication number
- TW201532487A TW201532487A TW103103914A TW103103914A TW201532487A TW 201532487 A TW201532487 A TW 201532487A TW 103103914 A TW103103914 A TW 103103914A TW 103103914 A TW103103914 A TW 103103914A TW 201532487 A TW201532487 A TW 201532487A
- Authority
- TW
- Taiwan
- Prior art keywords
- copper
- circuit
- package
- core
- circuit board
- Prior art date
Links
Landscapes
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
本發明係有關於半導體電路元件之封裝體及其封裝方法,特別是訴求於有功率要求,講求熱散效應的表面黏著元件封裝方法及封裝體。 The present invention relates to a package for a semiconductor circuit component and a package method thereof, and more particularly to a surface mount component package method and package that have a power requirement and a heat dissipation effect.
目前諸如二極體、發光二極體、電晶體及閘流體等離散式電路元件的表面黏著型(Surface Mount)構裝,大致有1,圓柱型玻璃/塑膠封裝;2,導線架(Lead-frame)有引腳封裝(Leaded package);3,方形無引腳的平板式封裝(Flat-pack leadless);以及4,覆晶(Flit-chip)封裝等數種常見型態。 At present, the surface mount structure of discrete circuit components such as diodes, light-emitting diodes, transistors and thyristors is roughly 1, cylindrical glass/plastic package; 2, lead frame (Lead- Frame) has a leaded package; 3, square-lead-free lead-package (Flat-pack leadless); and 4, flip-chip package and other common types.
其中覆晶封裝雖有輕、薄、短、小等特點,但因製程昂貴,客戶使用不便及零件老化、壽命測試不佳諸缺點,故其商業性上客戶甚少直接使用在訴求於功率及講求較佳老化壽命應用上。相較之下,前述三者是為目前功率型封裝體之市場主流。但隨著電性要求越高,功率增大,熱傳及高溫所造成元件本質問題,此三種封裝製程技術亦已趨於現有技術之臨界。此外,隨著環保要求,封裝製程、封裝材料的限制亦是有待克服的 成本及技術。 Among them, the flip chip package is light, thin, short, and small. However, due to the high process, the inconvenience of customers, the aging of parts and the poor life test, the commercial customers are rarely used directly in the power and Focus on better aging life applications. In contrast, the foregoing three are the mainstream of the current power package. However, with the higher electrical requirements, higher power, heat transfer and high temperature, the three package process technologies have also become the threshold of the prior art. In addition, with environmental requirements, the limitations of packaging process and packaging materials are still to be overcome. Cost and technology.
因此,即便此等三種有無接腳之離散式元件應用於印刷電路板上之表面黏著(surface mount technology)所必需取置(Pick and place)自動化技術,目前並無技術問題,但此類離散式元件製程之良率,自動化及成本問題,已成為當下業者主要課題,但相對於元件封裝之功率提升,熱傳改善,更是其瓶頸及欲解決首要課題。 Therefore, even if these three discrete components with or without pins are applied to the pick and place automation technology of surface mount technology on a printed circuit board, there is currently no technical problem, but such discrete The yield, automation and cost of the component process have become the main issues of the current industry. However, compared with the power improvement of the component package, the heat transfer improvement is the bottleneck and the primary problem to be solved.
本發明之一目的在於簡化離散式電路元件之製作且同時提升元件電氣(電流、功率及老化等諸特性)及機械性、散熱性。 It is an object of the present invention to simplify the fabrication of discrete circuit components while at the same time improving the electrical (current, power and aging characteristics) and mechanical and heat dissipation properties of the components.
本發明之另一目的在於簡化離散式電路元件封裝製程,從而減少加工程序且提高自動化程度,製程良率而達成本降低目的。 Another object of the present invention is to simplify the discrete circuit component packaging process, thereby reducing the processing procedure and improving the degree of automation, process yield, and achieving the purpose of reduction.
本發明之另一目的在於簡化離散式電路元件製作所需使用的材料種類,使之符合RoHS(Restriction of Hazardous Substances Directive)Halgon Free、WEEE(Waste Electrical and Electronic Equipment Directive)等環保法規,更著重熱導材料選用及共晶結合的電氣,電熱效應,使元件具有高品質及最佳化之壽命品質。 Another object of the present invention is to simplify the types of materials required for the fabrication of discrete circuit components, and to comply with environmental regulations such as RoHS (Restriction of Hazardous Substances Directive) Halgon Free, WEEE (Waste Electrical and Electronic Equipment Directive), and more emphasis on heat. The electrical and electrothermal effects of the conductive material selection and eutectic bonding enable the components to have high quality and optimized life quality.
為達成上述及其他目的,本發明提供製作具良好散熱性及高電功率之電路元件封裝體之封裝方法,其包含:於一單面印刷線路板上形成銅箔線路,並於銅箔線路上複數個設定位置印刷導電膠,再於每一導電膠上定置該電路元件之電路核心;於一銅板上形成複數個表面銅凸塊,並於每一銅凸塊上印刷導電膠;將定置有電路核心之印刷線路板與印有導電 膠之銅板互相定位套合,並使每一電路核心與該銅凸塊上之對應導電膠對準;於套合後之印刷線路板及銅板間注入氣密性絕緣膠,再以蝕刻製程於該銅板與該銅凸塊相反之一面形成各封裝體之至少二端電極;於各封裝體之一端電極處製作鍍覆穿孔,以經由該單面印刷線路板之銅箔線路而將該端電極電性連接至該電路核心;與進行切割以分離個別電路元件而形成該封裝體。 To achieve the above and other objects, the present invention provides a method of packaging a circuit component package having good heat dissipation and high electrical power, comprising: forming a copper foil line on a single-sided printed circuit board, and multiplying the copper foil line a conductive adhesive is printed at a set position, and a circuit core of the circuit component is fixed on each conductive paste; a plurality of surface copper bumps are formed on a copper plate, and a conductive paste is printed on each copper bump; a circuit is fixed The core printed circuit board is printed with conductive The copper plates of the glue are positioned and nested with each other, and each circuit core is aligned with the corresponding conductive adhesive on the copper bump; the airtight insulating glue is injected between the printed printed circuit board and the copper plate, and then the etching process is performed by etching Forming at least two end electrodes of each package body on the opposite side of the copper plate; forming a plated through hole at one end electrode of each package body to pass the end electrode through the copper foil line of the single-sided printed circuit board Electrically connected to the core of the circuit; and the cutting is performed to separate the individual circuit components to form the package.
本發明並提供依據上述方法所製作之電路元件封裝體,其包含:一單面印刷線路板,其上有銅箔線路;一電路核心,其具有至少二電極,其一電極電性連接至該單面印刷線路板銅箔線路;由一銅板所形成之複數個表面銅凸塊,其中一銅凸塊電性連接至該電路核心之另一電極,且其另一銅凸塊經由一鍍覆穿孔電性連接至該單面印刷線路板之銅箔線路,以電性連接至該電路核心之另一電極。 The present invention further provides a circuit component package manufactured according to the above method, comprising: a single-sided printed circuit board having a copper foil line thereon; and a circuit core having at least two electrodes, one of the electrodes being electrically connected thereto Single-sided printed circuit board copper foil line; a plurality of surface copper bumps formed by a copper plate, wherein one copper bump is electrically connected to the other electrode of the circuit core, and the other copper bump is via a plating The through hole is electrically connected to the copper foil line of the single-sided printed circuit board to be electrically connected to the other electrode of the circuit core.
110‧‧‧印刷線路板 110‧‧‧Printed circuit board
111,1212,1312‧‧‧銅箔線路 111,1212,1312‧‧‧copper foil line
112,1211,1311‧‧‧FR4 112, 1211, 1311‧‧‧FR4
220‧‧‧製程階段銅板結構 220‧‧‧Process stage copper plate structure
221‧‧‧銅凸塊 221‧‧‧ copper bumps
301,501,1121,1221,1222 301,501,1121,1221,1222
1321,1322,1323,1324‧‧‧導電膠 401,1131,1231,1232,1331 1332‧‧‧電路核心 1321,1322,1323,1324‧‧‧ conductive adhesive 401,1131,1231,1232,1331 1332‧‧‧ circuit core
601,1151,1241,1341‧‧‧氣密絕緣膠 601,1151,1241,1341‧‧‧Airtight insulation
702,703,1111,1112,1251 1252,1253,1351,1352 1353,1354‧‧‧獨立銅塊,元件之導電端子 702,703,1111,1112,1251 1252,1253,1351,1352 1353,1354‧‧‧Independent copper block, conductive terminal of component
801,1261,1361,1362‧‧‧鍍覆穿孔 801,1261,1361,1362‧‧‧Plated perforation
901‧‧‧切割線 901‧‧‧ cutting line
1000,1100,1200,1300‧‧‧封裝體成品 1000, 1100, 1200, 1300 ‧ ‧ finished package
1141‧‧‧金屬導線 1141‧‧‧Metal wire
1-2分別顯示本發明實施例之一單面印刷線路板之上視圖及截面圖。 1-2 are respectively a top view and a cross-sectional view showing a single-sided printed wiring board according to an embodiment of the present invention.
圖2-1及2-2分別顯示本發明實施例之具有表面銅凸塊之銅板其上視圖及截面圖。 2-1 and 2-2 are respectively a top view and a cross-sectional view showing a copper plate having a surface copper bump according to an embodiment of the present invention.
圖3顯示於圖1-1之印刷線路板之金屬區域上印刷導電膠。 Figure 3 shows the printing of a conductive paste on the metal area of the printed wiring board of Figure 1-1.
圖4顯示於圖1-1之印刷線路板上以固晶方式將電路核心定置於圖3之導電膠處。 FIG. 4 shows that the circuit core is placed in the conductive paste of FIG. 3 in a die bonding manner on the printed wiring board of FIG.
圖5顯示於圖2-1的銅凸塊處印刷導電膠。 Figure 5 shows the printing of a conductive paste at the copper bump of Figure 2-1.
圖6顯示將圖5與圖4之兩結構互相定位套合後之截面圖。 Fig. 6 is a cross-sectional view showing the two structures of Fig. 5 and Fig. 4 being positioned and fitted to each other.
圖7顯示圖6套合後之印刷線路板及銅板間注入氣密性絕緣膠,再以蝕刻製程完成封裝體端電極之截面圖。 FIG. 7 is a cross-sectional view showing the end electrode of the package completed by an etching process by injecting a gas-tight insulating paste between the printed circuit board and the copper plate of FIG.
圖8顯示於圖7之結構中製作鍍覆穿孔的截面圖。 Figure 8 is a cross-sectional view showing the formation of plated perforations in the structure of Figure 7.
圖9顯示沿黑粗斷線於縱向、橫向進行切割以分離個別電路元件。 Figure 9 shows the cutting in the longitudinal and transverse directions along the black thick broken line to separate the individual circuit components.
圖10顯示單一電路元件封裝體分離後之成品橫向截面圖。 Figure 10 shows a cross-sectional view of the finished product after separation of a single circuit component package.
圖11顯示利用金屬打線橋接製作電路元件之一電極之本發明封裝體另一實施例成品之截面圖。 Figure 11 is a cross-sectional view showing another embodiment of the package of the present invention in which one of the electrodes of the circuit component is fabricated by metal wire bonding.
圖12-1及12-2分別顯示適用於本發明之電路連結二個電路核心元件構裝成品截面圖及其外觀端電極圖。 Figures 12-1 and 12-2 show cross-sectional views of the finished core structure of the two circuit cores and their appearance terminal electrodes, respectively, suitable for use in the circuit of the present invention.
圖13-1及13-2分別顯示適用於本發明另一多個電路獨立電路核心元件陣列式構裝成品截面圖及其外觀端電極圖。 13-1 and 13-2 respectively show a cross-sectional view of an array of finished products of a plurality of circuit independent circuits of the present invention and an appearance terminal electrode thereof.
依據本發明一較佳實施例,可取用業界常用之印刷電路板,諸如以FR4為底材112之線路板,製成如圖1-1與1-2所示單面線路基板110。基板110其上表面形成有條狀的銅箔線路111之排列。圖1-1為其正(上)視圖,圖1-2則為其橫截剖面圖。 According to a preferred embodiment of the present invention, a single-sided circuit substrate 110 as shown in FIGS. 1-1 and 1-2 can be fabricated by using a printed circuit board commonly used in the industry, such as a circuit board using FR4 as the substrate 112. The substrate 110 has an array of strip-shaped copper foil lines 111 formed on its upper surface. Figure 1-1 is its front (top) view, and Figure 1-2 is its cross-sectional view.
圖2-1及2-2分別顯示本發明實施例之具有表面銅凸塊之銅板其上視圖及截面圖。如圖所示,先取一適當厚度銅板,可經由表面蝕刻方式或表面鍍銅增厚等方式,製作成一具有有序排列,形成陣列之銅凸塊 221之銅板結構220。 2-1 and 2-2 are respectively a top view and a cross-sectional view showing a copper plate having a surface copper bump according to an embodiment of the present invention. As shown in the figure, a suitable thickness of copper plate can be firstly formed by surface etching or surface copper plating thickening to form an array of copper bumps. 221 copper plate structure 220.
圖3顯示於圖1-1之印刷線路板之金屬區域上印刷導電膠之步驟。先於線路基板110之銅箔線路111上之預設位置上以點膠或印刷方式完成適量導電膠301的定置。適用之導電膠可如錫、鉛膠,亦可為銀、鋁、鎳、銅或其合金等導電膠。其後再以固晶製程,利用自動取置(pick and place)程序,將具電路核心401依序排列定置於導電膠301上,即可獲得圖4所示之結果。圖4即顯示於圖1-1之印刷線路板上以固晶方式將電路核心定置於圖3之導電膠處之情形。 Figure 3 shows the step of printing a conductive paste on the metal area of the printed wiring board of Figure 1-1. The setting of the appropriate amount of the conductive paste 301 is completed by dispensing or printing at a predetermined position on the copper foil line 111 of the circuit substrate 110. Suitable conductive adhesives can be tin, lead, or conductive adhesives such as silver, aluminum, nickel, copper or alloys. Then, in the solid crystal process, the circuit core 401 is sequentially placed on the conductive paste 301 by using a pick and place program, and the result shown in FIG. 4 can be obtained. FIG. 4 shows the case where the core of the circuit is placed in the conductive paste of FIG. 3 in a die bonding manner on the printed wiring board of FIG.
之後,先取前述圖2所示之銅板220,於銅凸塊221處以印刷或點膠方式完成適量導電膠501的定置,如圖5所示。接著將圖5印刷完成導電膠之銅板依定位對準方式,置於前述圖4所示電路核心401上之適確位置上。其後經焊接爐或高溫烘烤製程,即完成電路核心401兩端之電性導接,即,銅板,電路核心與印刷電路板之電路導通結構。圖6即顯示將圖5與圖4之兩結構互相定位套合後之截面圖。 Then, the copper plate 220 shown in FIG. 2 is taken first, and a proper amount of the conductive adhesive 501 is fixed at the copper bumps 221 by printing or dispensing, as shown in FIG. 5. Next, the copper plate of the conductive paste printed in FIG. 5 is placed in a proper position on the circuit core 401 shown in FIG. 4 according to the positioning alignment manner. Thereafter, through the soldering furnace or the high-temperature baking process, the electrical conduction between the two ends of the circuit core 401, that is, the copper plate, the circuit core and the circuit-conducting structure of the printed circuit board are completed. Fig. 6 is a cross-sectional view showing the two structures of Fig. 5 and Fig. 4 positioned and fitted to each other.
接著,在圖6之銅板220與印刷電路板110間注入流體狀氣密絕緣材料601(如矽化物、氧化物、玻璃、環氧數酯、2-聚亞醯胺等絕緣性材料),並經高溫烘烤等製程,即可形成電路核心元件401四周的氣密絕緣保護。 Next, a fluid-like insulating material 601 (such as an insulating material such as telluride, oxide, glass, epoxy ester, or 2-polyimine) is injected between the copper plate 220 of FIG. 6 and the printed circuit board 110, and After high temperature baking and other processes, airtight insulation protection around the core component 401 of the circuit can be formed.
接著於圖6銅板220外露面上施以感光乳膠印刷再經曝光、顯影、蝕刻、清洗等製程,而可得到獨立銅塊702與703。圖7即顯示套合後之印刷線路板及銅板間注入氣密性絕緣膠,再以蝕刻製程完成封裝體端電極之截面圖。 Then, the exposed surface of the copper plate 220 of FIG. 6 is subjected to emulsion printing, and then exposed, developed, etched, cleaned, etc., to obtain independent copper blocks 702 and 703. Fig. 7 shows a cross-sectional view of the terminal electrode of the package after the sleeve is filled with the airtight insulating glue between the printed circuit board and the copper plate.
圖8則顯示以鑽孔導通方式製作獨立銅塊703與印刷電路板110之電性導通之鍍覆穿孔801之截面圖。具上、下金屬之電路核心401可藉由鍍覆穿孔801而完成對導電端子703之電性導通。此時本發明電路元件兩導電端子702與703即建構完成。 FIG. 8 is a cross-sectional view showing a plated through hole 801 in which the independent copper block 703 and the printed circuit board 110 are electrically connected in a drill-through manner. The circuit core 401 having the upper and lower metals can electrically conduct the conductive terminals 703 by plating the through holes 801. At this time, the two conductive terminals 702 and 703 of the circuit component of the present invention are constructed.
其後,圖9中顯示沿黑粗斷線於縱向、橫向進行切割,以將個別電路元件加以分離。此可依圖9中所標示之粗黑虛線901,以鑽石刀或雷射刀於縱向、橫向上進行切割,以使每一電路元件分離開來。此時即可獲得元件封裝體1000,其橫向截面即如圖10所示。其後,元件封裝體1000可再經過滾鍍處理,完成外端電極的包覆其包覆成分可包含鎳、錫、鉛、銀、金、銅、鋁等金屬或其合金。 Thereafter, the cutting in the longitudinal direction and the lateral direction along the black thick broken line is shown in Fig. 9 to separate the individual circuit elements. This can be cut in the longitudinal and transverse directions by a diamond knife or a laser knife according to the thick black dotted line 901 indicated in Fig. 9 to separate each circuit component. At this time, the component package 1000 can be obtained, and its lateral cross section is as shown in FIG. Thereafter, the component package 1000 may be subjected to a barrel plating process to complete the coating of the outer end electrode, and the coating component may include a metal such as nickel, tin, lead, silver, gold, copper, aluminum or an alloy thereof.
圖10顯示適用於本發明封裝電路元件製作方法所製作電路元件之一較佳實施例。本發明此種高散熱效率,高電功率之電路元件可以具有上、下電極之二極體晶粒作為電路核心。如同習於本技藝者所可以理解,以上說明文字所列舉描述之本發明個別離散式電路元件封裝體,其電路元件核心當然不限於二極體。其他諸如發光二極體;電晶體或閘流體等,本發明同樣亦可適用。此外,本說明所附圖式中各式視圖亦未以精確相對尺寸比例繪示。為了說明,其中某些尺度可能有所放大。 Figure 10 shows a preferred embodiment of a circuit component suitable for use in the method of fabricating a packaged circuit component of the present invention. The circuit element with high heat dissipation efficiency and high electric power of the present invention may have a diode die of upper and lower electrodes as a circuit core. As will be understood by those skilled in the art, the individual discrete circuit component packages of the present invention described in the above description are of course not limited to diodes. Others such as light emitting diodes; transistors or thyristors, etc., are equally applicable. In addition, the various views in the drawings of the present specification are not shown in a precise relative size. For the sake of illustration, some of these scales may be magnified.
圖11顯示利用金屬打線橋接製作電路元件之一電極之本發明封裝體另一實施例成品之截面圖。封裝構造1100與前述封裝體1000稍有不同,封裝體1100內部是以金屬線1411(可為金、鋁、銀或銅線等)橋接導通取代封裝體1000的印刷電路板上銅箔111與鍍覆穿孔841間電性導通之功能。 Figure 11 is a cross-sectional view showing another embodiment of the package of the present invention in which one of the electrodes of the circuit component is fabricated by metal wire bonding. The package structure 1100 is slightly different from the package 1000. The inside of the package 1100 is a copper wire 111 on a printed circuit board that is bridged and turned on by a metal wire 1411 (which may be gold, aluminum, silver or copper wire, etc.) and plated. The function of electrically conducting the perforation 841.
圖12-1及12-2分別顯示適用於本發明之電路連結二個電路核心元件構裝成品截面圖及其外觀端電極圖。此封裝體1200與前述封裝體1000不同之處,僅是其所封裝之電路核心由單個具上下正負極401(圖10,封裝體1000)被置換為具有數個相連電路核心1231,1232。封裝體1200外觀端電極1251,1252,1253則如圖12-2所示。 Figures 12-1 and 12-2 show cross-sectional views of the finished core structure of the two circuit cores and their appearance terminal electrodes, respectively, suitable for use in the circuit of the present invention. The package 1200 differs from the package 1000 described above in that only the packaged circuit core is replaced by a single upper and lower positive and negative electrode 401 (FIG. 10, package 1000) having a plurality of connected circuit cores 1231, 1232. The outer end electrodes 1251, 1252, and 1253 of the package body 1200 are as shown in FIG. 12-2.
圖13-1及13-2分別顯示適用於本發明另一多個電路獨立電路核心元件陣列式構裝成品截面圖及其外觀端電極圖。封裝體1300與前述封裝體1200之不同處僅為其係由獨立的數個電路核心1331,1332取代封裝體1200內的電性連結數個電路核心1231,1232。 13-1 and 13-2 respectively show a cross-sectional view of an array of finished products of a plurality of circuit independent circuits of the present invention and an appearance terminal electrode thereof. The difference between the package 1300 and the package 1200 is only that a plurality of circuit cores 1331 and 1332 are electrically connected to the circuit cores 1231 and 1232 in the package 1200 by a plurality of independent circuit cores 1331 and 1332.
雖然本發明已經由較佳實例揭示說明如上,然以上說明並非用以限定本發明。在不脫離於本發明精神之情況下,任何熟悉此項技藝者當可作些許更動與變化。因此本發明之保護範圍當視後附之申請範圍所界定者為準。 Although the present invention has been described above by way of a preferred example, the above description is not intended to limit the invention. Any changes and variations may be made by those skilled in the art without departing from the spirit of the invention. Therefore, the scope of the invention is defined by the scope of the appended claims.
111‧‧‧銅箔線路 111‧‧‧copper foil line
112‧‧‧FR4 112‧‧‧FR4
301,501‧‧‧導電膠 301,501‧‧‧ conductive adhesive
401‧‧‧電路核心 401‧‧‧ circuit core
601‧‧‧氣密絕緣膠 601‧‧‧Airtight insulation
702,703‧‧‧獨立銅塊,元件之導電端子 702,703‧‧‧Independent copper block, conductive terminal of component
801‧‧‧鍍覆穿孔 801‧‧‧Plated perforation
1000‧‧‧封裝體成品 1000‧‧‧Package finished products
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW103103914A TWI583282B (en) | 2014-02-05 | 2014-02-05 | High performance package and process for making |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW103103914A TWI583282B (en) | 2014-02-05 | 2014-02-05 | High performance package and process for making |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201532487A true TW201532487A (en) | 2015-08-16 |
TWI583282B TWI583282B (en) | 2017-05-11 |
Family
ID=54343268
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW103103914A TWI583282B (en) | 2014-02-05 | 2014-02-05 | High performance package and process for making |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI583282B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI697058B (en) * | 2016-03-30 | 2020-06-21 | 胡志良 | Process for packaging circuit component having copper circuits with solid electrical and thermal conductivities and circuit component thereof |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201225122A (en) * | 2010-12-01 | 2012-06-16 | Holy Stone Entpr Co Ltd | Ceramic capacitor structure |
-
2014
- 2014-02-05 TW TW103103914A patent/TWI583282B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI697058B (en) * | 2016-03-30 | 2020-06-21 | 胡志良 | Process for packaging circuit component having copper circuits with solid electrical and thermal conductivities and circuit component thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI583282B (en) | 2017-05-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6125486B2 (en) | Small SMD diode package and manufacturing process thereof | |
US20190006195A1 (en) | Chip encapsulating method and chip encapsulating structure | |
US10600703B2 (en) | Process for packaging circuit component having copper circuits with solid electrical and thermal conductivities and circuit component thereof | |
US9000571B2 (en) | Surface-mounting light emitting diode device and method for manufacturing the same | |
WO2016094799A1 (en) | Led flip chip structures with extended contact pads formed by sintering silver | |
TWI550791B (en) | Semiconductor package and manufacturing method thereof | |
TWI583282B (en) | High performance package and process for making | |
TW201725669A (en) | Package substrate | |
US10998201B2 (en) | Semiconductor encapsulation structure | |
US20160203913A1 (en) | Multi-layered ceramic electronic device, method for making same | |
CN108807352B (en) | Novel L ED filament manufacturing method | |
US20120149138A1 (en) | Method for Manufacturing Heat Dissipation Bulk of Semiconductor Device | |
US9515047B2 (en) | High performance package and process for making | |
TWI719517B (en) | Package method for attached single small size and array type of chip semiconductor component | |
US9392697B2 (en) | Package and method of manufacturing package thereof | |
US10270219B1 (en) | Packaging structure of laser diode | |
TWI517314B (en) | Miniature packaging for discrete circuit components | |
US10679965B2 (en) | Semiconductor package structure with preferred heat dissipating efficacy without formation of short circuit | |
TWI625799B (en) | Manufacturing method of lead frame structure | |
TWI533769B (en) | Package structure and method of manufacture | |
US10903147B2 (en) | Semiconductor device | |
TWI520233B (en) | Miniature packaging for discrete circuit components | |
TW201545378A (en) | Package structures and methods for fabricating the same | |
TW201444001A (en) | Flip chip-chip on board | |
TWI600096B (en) | Circuit component packaging method and its products |