TW201530528A - Display panel - Google Patents

Display panel Download PDF

Info

Publication number
TW201530528A
TW201530528A TW103108197A TW103108197A TW201530528A TW 201530528 A TW201530528 A TW 201530528A TW 103108197 A TW103108197 A TW 103108197A TW 103108197 A TW103108197 A TW 103108197A TW 201530528 A TW201530528 A TW 201530528A
Authority
TW
Taiwan
Prior art keywords
electrode
display panel
common potential
interference
common
Prior art date
Application number
TW103108197A
Other languages
Chinese (zh)
Other versions
TWI529690B (en
Inventor
Hua-Sheng Yan
Chang-Yu Chen
Original Assignee
Au Optronics Xiamen Corp
Au Optronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Au Optronics Xiamen Corp, Au Optronics Corp filed Critical Au Optronics Xiamen Corp
Publication of TW201530528A publication Critical patent/TW201530528A/en
Application granted granted Critical
Publication of TWI529690B publication Critical patent/TWI529690B/en

Links

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

A display panel includes a first substrate, a second substrate, a display medium layer, at least two pixel units, a black matrix, a first electrode, a second electrode, a third electrode, a first interfering circuit, and a second interfering circuit. The display medium layer is disposed between the first substrate and the second substrate. The pixel units are disposed between the first substrate and the display medium layer. The black matrix is disposed between the second substrate and the display medium layer, and disposed between the two pixel units. The first electrode, the second electrode, and the third electrodes are disposed on or above the first substrate and between the two pixel units. The second electrode and the third electrode are disposed at two opposite sides of the first electrode. The first electrode is disposed corresponding to the black matrix. The first interfering circuit is configured for providing a first signal to the first electrode. The second interfering circuit is configured for providing a second signal to the second electrode and the third electrode.

Description

顯示面板 Display panel

本發明是有關於一種顯示面板,且特別是有關於一種防窺的顯示面板。 The present invention relates to a display panel, and more particularly to a privacy-proof display panel.

一般之顯示面板的可視角度較小,於側面觀看顯示面板之畫面品質較低,其對比度與顏色表現皆較差。為了增加顯示面板的使用層面,業者開始投入廣視角技術的發展,使得使用者於正視與側視顯示面板的情況下,皆能感受到良好的畫面品質。 Generally, the viewing angle of the display panel is small, and the picture quality of the display panel on the side is low, and the contrast and color performance are poor. In order to increase the use level of the display panel, the industry has begun to invest in the development of a wide viewing angle technology, so that the user can feel good picture quality in the case of the front view and the side view display panel.

然而,隨著顯示面板的可攜性大增,使用者往往需攜帶顯示面板外出,且時常需在公共場所頻繁地使用。如此一來,當使用者觀看私人文件或輸入私密訊息時,廣視角技術反而會增加外人窺視的機會。 However, as the portability of the display panel is greatly increased, the user often needs to carry the display panel to go out, and often needs to frequently use it in a public place. In this way, when the user views a private document or enters a private message, the wide viewing angle technology will increase the chance for the outsider to peep.

本發明提供一種顯示面板,可依照使用者需求,切換於顯示狀態與防窺狀態。 The invention provides a display panel which can be switched between a display state and a peep prevention state according to user requirements.

本發明之一態樣提供一種顯示面板,包含第一基 板、第二基板、顯示介質層、至少二畫素單元、遮光層、第一電極、第二電極、第三電極、第一干擾電路與第二干擾電路。第二基板相對第一基板設置。顯示介質層位於第一基板與第二基板之間。畫素單元位於第一基板與顯示介質層之間。遮光層位於第二基板與顯示介質層之間,且位於二畫素單元之間。第一電極位於畫素單元之間的第一基板上。第二電極與第三電極位於二畫素單元之間的第一基板上,且分別位於第一電極之相對二側。第一電極對應遮光層設置。第一干擾電路電性連接第一電極,用以提供第一訊號至第一電極。第二干擾電路電性連接第二電極與第三電極,用以提供第二訊號至第二電極與第三電極。 One aspect of the present invention provides a display panel including a first base a plate, a second substrate, a display medium layer, at least two pixel units, a light shielding layer, a first electrode, a second electrode, a third electrode, a first interference circuit, and a second interference circuit. The second substrate is disposed opposite to the first substrate. The display medium layer is located between the first substrate and the second substrate. The pixel unit is located between the first substrate and the display medium layer. The light shielding layer is located between the second substrate and the display medium layer and is located between the two pixel units. The first electrode is located on the first substrate between the pixel units. The second electrode and the third electrode are located on the first substrate between the two pixel units, and are respectively located on opposite sides of the first electrode. The first electrode is disposed corresponding to the light shielding layer. The first interference circuit is electrically connected to the first electrode for providing the first signal to the first electrode. The second interference circuit is electrically connected to the second electrode and the third electrode for providing the second signal to the second electrode and the third electrode.

在一或多個實施方式中,第一干擾電路包含共通電位源、干擾電位源與切換器。共通電位源用以提供共通電位。干擾電位源用以提供干擾電位。切換器電性連接共通電位源、干擾電位源至第一電極。切換器用以在共通電位與干擾電位中選擇其一傳送第一訊號至第一電極。 In one or more embodiments, the first interference circuit includes a common potential source, an interference potential source, and a switch. A common potential source is used to provide a common potential. The interference potential source is used to provide an interference potential. The switch electrically connects the common potential source and the interference potential source to the first electrode. The switch is configured to select one of the common potential and the interference potential to transmit the first signal to the first electrode.

在一或多個實施方式中,第二干擾電路包含共通電位源與共通電極。共通電位源用以提供共通電位。共通電極電性連接共通電位源、第二電極與第三電極,用以將共通電位傳送至第二電極與第三電極。 In one or more embodiments, the second interference circuit includes a common potential source and a common electrode. A common potential source is used to provide a common potential. The common electrode is electrically connected to the common potential source, the second electrode and the third electrode for transmitting the common potential to the second electrode and the third electrode.

在一或多個實施方式中,第一干擾電路包含共通電位源與共通電極。共通電位源用以提供共通電位。共通電極電性連接共通電位源與第一電極,用以將共通電位傳送至第一電極。 In one or more embodiments, the first interference circuit includes a common potential source and a common electrode. A common potential source is used to provide a common potential. The common electrode is electrically connected to the common potential source and the first electrode for transmitting the common potential to the first electrode.

在一或多個實施方式中,第二干擾電路包含共通電位源、干擾電位源、第一切換器與第二切換器。共通電位源用以提供共通電位。干擾電位源用以提供干擾電位。第一切換器電性連接共通電位源、干擾電位源至第二電極。第一切換器用以在共通電位與干擾電位中選擇其一傳送第二訊號至第二電極。第二切換器電性連接共通電位源、干擾電位源至第三電極。第二切換器用以在共通電位與干擾電位中選擇其一傳送第二訊號至第三電極。 In one or more embodiments, the second interference circuit includes a common potential source, an interference potential source, a first switch, and a second switch. A common potential source is used to provide a common potential. The interference potential source is used to provide an interference potential. The first switch electrically connects the common potential source and the interference potential source to the second electrode. The first switch is configured to select one of the common potential and the interference potential to transmit the second signal to the second electrode. The second switch electrically connects the common potential source and the interference potential source to the third electrode. The second switch is configured to select one of the common potential and the interference potential to transmit the second signal to the third electrode.

在一或多個實施方式中,遮光層更對應於第二電極與第三電極至少其中一者設置。 In one or more embodiments, the light shielding layer is further disposed to correspond to at least one of the second electrode and the third electrode.

在一或多個實施方式中,顯示面板更包含至少一資料線,位於第一電極與第一基板之間。 In one or more embodiments, the display panel further includes at least one data line between the first electrode and the first substrate.

在一或多個實施方式中,第一電極、第二電極、第三電極與資料線之延伸方向實質平行。 In one or more embodiments, the first electrode, the second electrode, and the third electrode are substantially parallel to the direction in which the data lines extend.

在一或多個實施方式中,顯示面板更包含第一絕緣層與第二絕緣層。第一絕緣層介於資料線與第一電極之間。第二絕緣層介於第一電極與第二電極及第三電極之間。 In one or more embodiments, the display panel further includes a first insulating layer and a second insulating layer. The first insulating layer is between the data line and the first electrode. The second insulating layer is interposed between the first electrode and the second electrode and the third electrode.

在一或多個實施方式中,顯示面板更包含第一絕緣層與第二絕緣層。第一絕緣層介於資料線與第二電極及第三電極之間。第二絕緣層介於第二電極及第三電極與第一電極之間。 In one or more embodiments, the display panel further includes a first insulating layer and a second insulating layer. The first insulating layer is between the data line and the second electrode and the third electrode. The second insulating layer is interposed between the second electrode and the third electrode and the first electrode.

在一或多個實施方式中,顯示面板更包含第一絕緣層與第二絕緣層。第二絕緣層位於第一絕緣層上方。每一畫素單元均包含共通電極層與畫素電極。共通電極層位於 第一絕緣層與第二絕緣層之間。畫素電極位於第二絕緣層上。 In one or more embodiments, the display panel further includes a first insulating layer and a second insulating layer. The second insulating layer is located above the first insulating layer. Each pixel unit includes a common electrode layer and a pixel electrode. Common electrode layer is located Between the first insulating layer and the second insulating layer. The pixel electrode is located on the second insulating layer.

在一或多個實施方式中,顯示面板更包含第一絕緣層與第二絕緣層。第二絕緣層位於第一絕緣層上方。每一畫素單元均包含畫素電極與共通電極層。畫素電極位於第一絕緣層與第二絕緣層之間。共通電極層位於第二絕緣層上。 In one or more embodiments, the display panel further includes a first insulating layer and a second insulating layer. The second insulating layer is located above the first insulating layer. Each pixel unit includes a pixel electrode and a common electrode layer. The pixel electrode is located between the first insulating layer and the second insulating layer. The common electrode layer is on the second insulating layer.

在一或多個實施方式中,顯示面板更包含至少二濾光層,位於第二基板上,且位於顯示介質層與第二基板之間,並分別對應二畫素單元設置。 In one or more embodiments, the display panel further includes at least two filter layers on the second substrate and located between the display medium layer and the second substrate, and respectively disposed corresponding to the two pixel units.

在一或多個實施方式中,顯示面板更包含至少二濾光層,位於第一基板上,且位於顯示介質層與第一基板之間,並分別對應二畫素單元設置。 In one or more embodiments, the display panel further includes at least two filter layers on the first substrate and between the display medium layer and the first substrate, and respectively disposed corresponding to the two pixel units.

本發明之另一態樣提供一種顯示面板之顯示方法,包含下列步驟: Another aspect of the present invention provides a display method of a display panel, comprising the following steps:

(1)提供一顯示面板。顯示面板包含至少二畫素單元、第一電極、第二電極與第三電極。第一電極、第二電極與第三電極皆位於該二畫素單元之間,且第二電極與第三電極分別位於第一電極的兩側。 (1) Provide a display panel. The display panel includes at least two pixel units, a first electrode, a second electrode, and a third electrode. The first electrode, the second electrode and the third electrode are both located between the two pixel units, and the second electrode and the third electrode are respectively located at two sides of the first electrode.

(2)當顯示面板處於防窺狀態時,提供干擾電位至第一電極、第二電極與第三電極之其中一者,並提供共通電位至第一電極、第二電極與第三電極之其中另兩者。 (2) providing an interference potential to one of the first electrode, the second electrode, and the third electrode when the display panel is in the anti-spy state, and providing a common potential to the first electrode, the second electrode, and the third electrode The other two.

(3)當顯示面板處於顯示狀態時,提供共通電位至第一電極、第二電極與第三電極。 (3) When the display panel is in the display state, a common potential is supplied to the first electrode, the second electrode, and the third electrode.

在一或多個實施方式中,顯示面板處於防窺狀態之步驟包含下列步驟: In one or more embodiments, the step of the display panel in the anti-spy state includes the following steps:

(2.1)於第一時序時,提供干擾電位至第一電極,且提供共通電位至第二電極與第三電極。 (2.1) At the first timing, an interference potential is supplied to the first electrode, and a common potential is supplied to the second electrode and the third electrode.

(2.2)於第二時序時,提供共通電位至第一電極、第二電極與第三電極。 (2.2) At the second timing, a common potential is supplied to the first electrode, the second electrode, and the third electrode.

(2.3)切換第一時序與第二時序。 (2.3) Switching the first timing and the second timing.

在一或多個實施方式中,顯示面板處於防窺狀態之步驟包含下列步驟: In one or more embodiments, the step of the display panel in the anti-spy state includes the following steps:

(2.1)於第一時序時,提供干擾電位至第二電極,且提供共通電位至第一電極與第三電極。 (2.1) At the first timing, an interference potential is supplied to the second electrode, and a common potential is supplied to the first electrode and the third electrode.

(2.2)於第二時序時,提供干擾電位至第三電極,且提供共通電位至第一電極與第二電極。 (2.2) At the second timing, an interference potential is supplied to the third electrode, and a common potential is supplied to the first electrode and the second electrode.

(2.3)切換第一時序與第二時序。 (2.3) Switching the first timing and the second timing.

在上述之實施方式中,第一干擾電路藉由提供第一訊號至第一電極,且第二干擾電路藉由提供第二訊號至第二電極與第三電極,使得第一電極、第二電極與第三電極所共同產生的電場能夠影響顯示介質層中的顯示介質,藉此當顯示面板處於防窺狀態時,大視角方向可提供干擾畫面,同時在正視方向可提供顯示畫面,以達成窄視角顯示的目的。 In the above embodiment, the first interference circuit provides the first signal to the first electrode, and the second interference circuit provides the first electrode and the second electrode by providing the second signal to the second electrode and the third electrode. The electric field generated together with the third electrode can affect the display medium in the display medium layer, whereby when the display panel is in the anti-spy state, the large viewing angle direction can provide an interference picture, and at the same time, the display picture can be provided in the front view direction to narrow The purpose of the perspective display.

110‧‧‧第一基板 110‧‧‧First substrate

120‧‧‧第二基板 120‧‧‧second substrate

130‧‧‧顯示介質層 130‧‧‧Display media layer

140、150‧‧‧畫素單元 140, 150‧‧‧ pixel units

142、152‧‧‧共通電極層 142, 152‧‧‧ common electrode layer

144、154‧‧‧畫素電極 144, 154‧‧‧ pixel electrodes

146、156‧‧‧電晶體 146, 156‧‧‧Optoelectronics

160‧‧‧遮光層 160‧‧‧Lighting layer

170‧‧‧第一電極 170‧‧‧First electrode

180‧‧‧第二電極 180‧‧‧second electrode

190‧‧‧第三電極 190‧‧‧ third electrode

210‧‧‧第一干擾電路 210‧‧‧First interference circuit

212、222‧‧‧共通電位源 212, 222‧‧‧Common potential source

214、226‧‧‧干擾電位源 214, 226‧‧‧Interference potential source

216‧‧‧切換器 216‧‧‧Switcher

217a、217b‧‧‧電晶體 217a, 217b‧‧‧Optoelectronics

218、224、245‧‧‧共通電極 218, 224, 245‧‧‧ common electrodes

220‧‧‧第二干擾電路 220‧‧‧Second interference circuit

228‧‧‧第一切換器 228‧‧‧First switcher

229‧‧‧第二切換器 229‧‧‧Second switcher

230‧‧‧資料線 230‧‧‧Information line

240‧‧‧掃描線 240‧‧‧ scan line

250‧‧‧第一絕緣層 250‧‧‧first insulation

260‧‧‧第二絕緣層 260‧‧‧Second insulation

270、280‧‧‧濾光層 270, 280‧‧‧ filter layer

E、E1、E2‧‧‧電場 E, E1, E2‧‧‧ electric field

1-1、901、902、903、904、905、906、907、908、909‧‧‧線段 Lines 1-1, 901, 902, 903, 904, 905, 906, 907, 908, 909‧‧

第1圖為本發明一實施方式之顯示面板的剖面圖。 Fig. 1 is a cross-sectional view showing a display panel according to an embodiment of the present invention.

第2圖為第1圖之顯示面板的上視圖。 Fig. 2 is a top view of the display panel of Fig. 1.

第3圖為第1圖之顯示面板之第一干擾電路與第一電極的電路圖。 Fig. 3 is a circuit diagram of the first interference circuit and the first electrode of the display panel of Fig. 1.

第4圖為第1圖之顯示面板之第二干擾電路、第二電極與第三電極的電路圖。 Fig. 4 is a circuit diagram of the second interference circuit, the second electrode and the third electrode of the display panel of Fig. 1.

第5A圖為第1圖之顯示面板於防窺狀態之第一時序時的剖面圖。 Fig. 5A is a cross-sectional view showing the first timing of the display panel of Fig. 1 in the anti-spy state.

第5B圖為第1圖之顯示面板於防窺狀態之第二時序時的剖面圖。 Fig. 5B is a cross-sectional view showing the display panel of Fig. 1 at a second timing in the anti-spy state.

第6A圖為應用第5A圖之顯示面板之一實施例的模擬圖。 Fig. 6A is a simulation diagram of an embodiment of a display panel to which Fig. 5A is applied.

第6B圖為第6A圖對應位置之顯示面板的剖面圖。 Fig. 6B is a cross-sectional view of the display panel corresponding to the position of Fig. 6A.

第7A圖為應用第5A圖之顯示面板之另一實施例的模擬圖。 Fig. 7A is a simulation diagram of another embodiment of the display panel to which Fig. 5A is applied.

第7B圖為第7A圖對應位置之顯示面板的剖面圖。 Fig. 7B is a cross-sectional view of the display panel corresponding to the position of Fig. 7A.

第8A圖為第1圖之顯示面板之第一干擾電路與第一電極於另一實施方式的電路圖。 Fig. 8A is a circuit diagram showing another embodiment of the first interference circuit and the first electrode of the display panel of Fig. 1.

第8B圖為第1圖之顯示面板之第二干擾電路、第二電極與第三電極於另一實施方式的電路圖。 Fig. 8B is a circuit diagram showing another embodiment of the second interference circuit, the second electrode and the third electrode of the display panel of Fig. 1.

第9A圖為第1圖之顯示面板於防窺狀態之第一時序時的另一實施方式的剖面圖。 Fig. 9A is a cross-sectional view showing another embodiment of the display panel of Fig. 1 in the first timing of the anti-spy state.

第9B圖為第1圖之顯示面板於防窺狀態之第二時序時的另一實施方式的剖面圖。 Fig. 9B is a cross-sectional view showing another embodiment of the display panel of Fig. 1 in the second timing of the anti-spy state.

第10A為第1圖之顯示面板於顯示狀態之顯示白畫面時的剖面圖。 Fig. 10A is a cross-sectional view showing the display panel of Fig. 1 in a white state when the display panel is displayed.

第10B為第1圖之顯示面板於顯示狀態之顯示黑畫面時的剖面圖。 10B is a cross-sectional view of the display panel of FIG. 1 in a black screen when the display state is displayed.

第11圖為本發明另一實施方式之顯示面板的剖面圖。 Figure 11 is a cross-sectional view showing a display panel according to another embodiment of the present invention.

第12圖為本發明再一實施方式之顯示面板的剖面圖。 Figure 12 is a cross-sectional view showing a display panel according to still another embodiment of the present invention.

第13A圖為本發明又一實施方式之顯示面板的剖面圖。 Figure 13A is a cross-sectional view showing a display panel according to still another embodiment of the present invention.

第13B圖為本發明再一實施方式之顯示面板的剖面圖。 Figure 13B is a cross-sectional view showing a display panel according to still another embodiment of the present invention.

第14圖為本發明另一實施方式之顯示面板的剖面圖。 Figure 14 is a cross-sectional view showing a display panel according to another embodiment of the present invention.

以下將以圖式揭露本發明的複數個實施方式,為明確說明起見,許多實務上的細節將在以下敘述中一併說明。然而,應瞭解到,這些實務上的細節不應用以限制本發明。也就是說,在本發明部分實施方式中,這些實務上的細節是非必要的。此外,為簡化圖式起見,一些習知慣用的結構與元件在圖式中將以簡單示意的方式繪示之。 The embodiments of the present invention are disclosed in the following drawings, and for the purpose of clarity However, it should be understood that these practical details are not intended to limit the invention. That is, in some embodiments of the invention, these practical details are not necessary. In addition, some of the conventional structures and elements are shown in the drawings in a simplified schematic manner in order to simplify the drawings.

請同時參照第1圖與第2圖,其中第1圖為本發明一實施方式之顯示面板的剖面圖,第2圖為第1圖之顯示面板的上視圖,其中第1圖之剖面位置以第2圖之線段1-1表示,且為了清楚起見,第2圖中未繪示顯示介質層與遮光層。顯示面板包含第一基板110、第二基板120、顯示介 質層130、至少二畫素單元140與150、遮光層160、第一電極170、第二電極180與第三電極190。第二基板120相對第一基板110設置。顯示介質層130位於第一基板110與第二基板120之間。畫素單元140與150位於第一基板110與顯示介質層130之間。遮光層160位於第二基板120與顯示介質層130之間,且位於畫素單元140與150之間。第一電極170位於畫素單元140與150之間的第一基板110上。第二電極180與第三電極190位於畫素單元140與150之間的第一基板110上,且分別位於第一電極170之相對二側。第一電極170對應遮光層160設置。 Please refer to FIG. 1 and FIG. 2 simultaneously. FIG. 1 is a cross-sectional view of a display panel according to an embodiment of the present invention, and FIG. 2 is a top view of the display panel of FIG. 1, wherein the cross-sectional position of FIG. 1 is The line segment 1-1 of Fig. 2 shows, and for the sake of clarity, the display medium layer and the light shielding layer are not shown in Fig. 2. The display panel includes a first substrate 110, a second substrate 120, and a display medium The layer 130, the at least two pixel units 140 and 150, the light shielding layer 160, the first electrode 170, the second electrode 180, and the third electrode 190. The second substrate 120 is disposed opposite to the first substrate 110. The display medium layer 130 is located between the first substrate 110 and the second substrate 120. The pixel units 140 and 150 are located between the first substrate 110 and the display medium layer 130. The light shielding layer 160 is located between the second substrate 120 and the display medium layer 130 and between the pixel units 140 and 150. The first electrode 170 is located on the first substrate 110 between the pixel units 140 and 150. The second electrode 180 and the third electrode 190 are located on the first substrate 110 between the pixel units 140 and 150, and are respectively located on opposite sides of the first electrode 170. The first electrode 170 is disposed corresponding to the light shielding layer 160.

接著請一併參照第3圖與第4圖,其中第3圖為第1圖之顯示面板之第一干擾電路210與第一電極170的電路圖,第4圖為第1圖之顯示面板之第二干擾電路220、第二電極180與第三電極190的電路圖。顯示面板更包含第一干擾電路210與第二干擾電路220。第一干擾電路210電性連接第一電極170,用以提供第一訊號至第一電極170。第二干擾電路220電性連接第二電極180與第三電極190,用以提供第二訊號至第二電極180與第三電極190。 Referring to FIG. 3 and FIG. 4 together, FIG. 3 is a circuit diagram of the first interference circuit 210 and the first electrode 170 of the display panel of FIG. 1, and FIG. 4 is the first display panel of FIG. A circuit diagram of the second interference circuit 220, the second electrode 180, and the third electrode 190. The display panel further includes a first interference circuit 210 and a second interference circuit 220. The first interference circuit 210 is electrically connected to the first electrode 170 for providing the first signal to the first electrode 170. The second interference circuit 220 is electrically connected to the second electrode 180 and the third electrode 190 for providing the second signal to the second electrode 180 and the third electrode 190.

在本實施方式中,第一干擾電路210藉由提供第一訊號至第一電極170,且第二干擾電路220藉由提供第二訊號至第二電極180與第三電極190,使得第一電極170、第二電極180與第三電極190所共同產生的電場能夠影響顯示介質層130(如第1圖所繪示)中的顯示介質,藉此當顯示面板處於防窺狀態時,大視角方向可提供干擾畫面,同時 在正視方向可提供顯示畫面,以達成窄視角顯示的目的。 In the embodiment, the first interference circuit 210 provides the first signal to the first electrode 170, and the second interference circuit 220 causes the first electrode to provide the second signal to the second electrode 180 and the third electrode 190. 170. The electric field generated by the second electrode 180 and the third electrode 190 can affect the display medium in the display medium layer 130 (as shown in FIG. 1 ), thereby the large viewing angle when the display panel is in the anti-spy state. Can provide interference pictures while A display screen can be provided in the front view direction for the purpose of narrow viewing angle display.

詳細而言,請參照第3圖。在本實施方式中,第一干擾電路210可包含共通電位源212、干擾電位源214與切換器216。共通電位源212用以提供共通電位。干擾電位源214用以提供干擾電位。切換器216電性連接共通電位源212、干擾電位源214至第一電極170。切換器216用以在共通電位與干擾電位中選擇其一傳送第一訊號至第一電極170。也就是說,在本實施方式中,第一訊號可為共通電位或干擾電位。在一或多個實施方式中,切換器216例如可由二電晶體217a與217b以達到切換的效果。電晶體217a可電性連接共通電位源212與第一電極170,而電晶體217b可電性連接干擾電位源214與第一電極170,因此藉由分別控制電晶體217a與217b之啟閉,切換器216可在共通電位與干擾電位中選擇其一傳送第一訊號至第一電極170。 For details, please refer to Figure 3. In the present embodiment, the first interference circuit 210 may include a common potential source 212, an interference potential source 214, and a switch 216. The common potential source 212 is used to provide a common potential. The interference potential source 214 is used to provide an interference potential. The switch 216 is electrically connected to the common potential source 212 and the interference potential source 214 to the first electrode 170. The switch 216 is configured to select one of the common potential and the interference potential to transmit the first signal to the first electrode 170. That is to say, in the embodiment, the first signal may be a common potential or an interference potential. In one or more embodiments, the switch 216 can be, for example, by two transistors 217a and 217b to achieve the switching effect. The transistor 217a is electrically connected to the common potential source 212 and the first electrode 170, and the transistor 217b is electrically connected to the interference potential source 214 and the first electrode 170. Therefore, by controlling the opening and closing of the transistors 217a and 217b, respectively, switching The device 216 can select one of the common potential and the interference potential to transmit the first signal to the first electrode 170.

另一方面,請參照第4圖。在本實施方式中,第二干擾電路220可包含共通電位源222與共通電極224。共通電位源222用以提供共通電位。共通電極224電性連接共通電位源222、第二電極180與第三電極190,用以將共通電位傳送至第二電極180與第三電極190。也就是說,在本實施方式中,第二訊號即為共通電位。 On the other hand, please refer to Figure 4. In the present embodiment, the second interference circuit 220 may include a common potential source 222 and a common electrode 224. The common potential source 222 is used to provide a common potential. The common electrode 224 is electrically connected to the common potential source 222, the second electrode 180, and the third electrode 190 for transmitting the common potential to the second electrode 180 and the third electrode 190. That is to say, in the present embodiment, the second signal is a common potential.

接著請一併參照第3、4與5A圖,其中第5A圖為第1圖之顯示面板於防窺狀態之第一時序時的剖面圖。在操作時,當顯示面板處於防窺狀態時,可提供干擾電位至第一電極170、第二電極180與第三電極190之其中一者, 並提供共通電位至第一電極170、第二電極180與第三電極190之其中另兩者。例如在本實施方式中,於第一時序時,切換器216可選擇自干擾電位源214提供干擾電位至第一電極170,且共通電位源222可提供共通電位至第二電極180與第三電極190。在此情況下,第一電極170、第二電極180與第三電極190共同於顯示介質層130中產生的電場E,會改變顯示介質層130中之顯示介質(在第5A圖中為液晶分子)的性質,例如使得來自畫素單元140之光能夠從第5A圖之遮光層160的右方以大角度漏出,且來自畫素單元150之光能夠從遮光層160的左方以大角度漏出。 Next, please refer to Figures 3, 4 and 5A together, wherein FIG. 5A is a cross-sectional view of the display panel of FIG. 1 at the first timing of the anti-spy state. In operation, when the display panel is in the anti-spy state, an interference potential may be provided to one of the first electrode 170, the second electrode 180, and the third electrode 190, And providing a common potential to the first electrode 170, the second electrode 180, and the third electrode 190. For example, in the present embodiment, at the first timing, the switch 216 can select the interference potential source 214 to provide the interference potential to the first electrode 170, and the common potential source 222 can provide the common potential to the second electrode 180 and the third Electrode 190. In this case, the first electrode 170, the second electrode 180, and the third electrode 190 are common to the electric field E generated in the display medium layer 130, and the display medium in the display medium layer 130 is changed (the liquid crystal molecule in FIG. 5A). For example, the light from the pixel unit 140 can be leaked from the right side of the light shielding layer 160 of FIG. 5A at a large angle, and the light from the pixel unit 150 can leak from the left side of the light shielding layer 160 at a large angle. .

接著請一併參照第3、4與5B圖,其中第5B圖為第1圖之顯示面板於防窺狀態之第二時序時的剖面圖。於第二時序時,切換器216可選擇自共通電位源212提供共通電位至第一電極170,且共通電位源222可提供共通電位至第二電極180與第三電極190。在此情況下,第一電極170、第二電極180與第三電極190共同於顯示介質層130中產生的電場,會與正常的顯示狀態(詳見後述)相同,例如在第5B圖中,顯示面板顯示黑畫面。也就是說,來自畫素單元140之光不會從第5B圖之遮光層160的右方漏出,且來自畫素單元150之光亦不會從遮光層160的左方漏出。 Next, please refer to the figures 3, 4 and 5B together, wherein FIG. 5B is a cross-sectional view of the display panel of FIG. 1 at the second timing of the anti-spy state. In the second timing, the switch 216 can select to provide a common potential from the common potential source 212 to the first electrode 170, and the common potential source 222 can provide a common potential to the second electrode 180 and the third electrode 190. In this case, the electric field generated by the first electrode 170, the second electrode 180, and the third electrode 190 in the display medium layer 130 is the same as the normal display state (described later), for example, in FIG. 5B, The display panel displays a black screen. That is to say, the light from the pixel unit 140 does not leak from the right side of the light shielding layer 160 of FIG. 5B, and the light from the pixel unit 150 does not leak from the left side of the light shielding layer 160.

請同時參照第3、5A與5B圖。接著可持續切換第一時序與第二時序,換言之,切換器216可連續切換訊號源,以依時序傳送干擾電位與共通電位至第一電極170。如此一來,對側視方向觀看顯示面板的旁觀者而言,在第一 時序時會看到干擾畫面,而在第二時序時會看到正常的顯示畫面。因此,經由持續切換第一時序與第二時序,側視觀看的旁觀者看到的是干擾畫面與顯示畫面所組合而成的閃爍畫面,而非單純的顯示畫面,如此一來即可達到避免旁觀者窺視的目的。 Please also refer to Figures 3, 5A and 5B. Then, the first timing and the second timing are continuously switched. In other words, the switch 216 can continuously switch the signal source to transmit the interference potential and the common potential to the first electrode 170 according to the timing. In this way, for the bystander who views the display panel in a side view direction, at the first The interference screen will be seen during timing, and the normal display will be seen at the second timing. Therefore, by continuously switching between the first timing and the second timing, the bystander watching the side view sees a flashing picture combined with the interference picture and the display picture, instead of simply displaying the picture, thereby achieving Avoid the purpose of bystanders to peep.

接著請參照第6A圖與6B圖,其中第6A圖為應用第5A圖之顯示面板之一實施例的模擬圖,橫軸為距離(單位:微米),縱軸為光穿透率,而第6B圖為第6A圖對應位置之顯示面板的剖面圖。其中在第6A圖中,線段901、902、903、904、905、906、907、908與909分別表示於θ=0°、11°、22°、33°、45°、56°、67°、78°與90°所看到之光穿透率,θ=0°為正視方向,隨著θ值越大,表示越偏向側視方向。在本實施例中,遮光層160的寬度為6微米,干擾電位為2V,顯示介質為液晶分子。在此情況下,可發現於側視方向(例如θ=45°、56°、67°、78°與90°)下,干擾電位造成畫素單元140與150上方大量漏光。反觀於正視方向(例如θ=0°、11°、22°、33°)下,干擾電位幾乎不會造成漏光,雖然在遮光層160附近(距遮光層160約1.5微米的距離內)有少量漏光,不過其光穿透率小於側視角度的漏光光穿透率。 Next, please refer to FIGS. 6A and 6B, wherein FIG. 6A is a simulation diagram of an embodiment of the display panel applying FIG. 5A, wherein the horizontal axis is the distance (unit: micrometer), and the vertical axis is the light transmittance, and the first 6B is a cross-sectional view of the display panel corresponding to the position of FIG. 6A. Wherein in FIG. 6A, the line segments 901, 902, 903, 904, 905, 906, 907, 908 and 909 are respectively represented by θ=0°, 11°, 22°, 33°, 45°, 56°, 67°. The light transmittance seen at 78° and 90°, θ=0° is the front view direction, and the larger the value of θ, the more the direction is toward the side view. In the present embodiment, the light shielding layer 160 has a width of 6 μm and an interference potential of 2 V, and the display medium is liquid crystal molecules. In this case, it can be found that in the side view direction (for example, θ=45°, 56°, 67°, 78°, and 90°), the interference potential causes a large amount of light leakage above the pixel units 140 and 150. In contrast, in the front view direction (for example, θ = 0°, 11°, 22°, 33°), the interference potential hardly causes light leakage, although there is a small amount in the vicinity of the light shielding layer 160 (within a distance of about 1.5 μm from the light shielding layer 160). Light leakage, but its light transmittance is less than the light leakage rate of the side view angle.

接著請參照第7A圖與7B圖,其中第7A圖為應用第5A圖之顯示面板之另一實施例的模擬圖,橫軸為距離(單位:微米),縱軸為光穿透率,而第7B圖為第7A圖對應位置之顯示面板的剖面圖。在本實施例中,遮光層160的寬 度為9微米,干擾電位為2V,顯示介質為液晶分子。在此情況下,可發現於側視方向(例如θ=45°、56°、67°、78°與90°)下,干擾電位造成畫素單元140與150上方大量漏光。反觀於正視方向(例如θ=0°、11°、22°、33°)下,干擾電位幾乎不會造成漏光。 Referring to FIGS. 7A and 7B, wherein FIG. 7A is a simulation diagram of another embodiment of the display panel to which FIG. 5A is applied, the horizontal axis is the distance (unit: micrometer), and the vertical axis is the light transmittance. Fig. 7B is a cross-sectional view of the display panel corresponding to the position of Fig. 7A. In the embodiment, the width of the light shielding layer 160 The degree is 9 μm, the interference potential is 2 V, and the display medium is a liquid crystal molecule. In this case, it can be found that in the side view direction (for example, θ=45°, 56°, 67°, 78°, and 90°), the interference potential causes a large amount of light leakage above the pixel units 140 and 150. In contrast, in the front view direction (for example, θ = 0°, 11°, 22°, 33°), the interference potential hardly causes light leakage.

接著請參照第8A圖,其為第1圖之顯示面板之第一干擾電路210與第一電極170於另一實施方式的電路圖。在本實施方式中,第一干擾電路210可包含共通電位源212與共通電極218。共通電位源212用以提供共通電位。共通電極218電性連接共通電位源212與第一電極170,用以將共通電位傳送至第一電極170。也就是說,在本實施方式中,第一訊號即為共通電位。 Next, please refer to FIG. 8A , which is a circuit diagram of another embodiment of the first interference circuit 210 and the first electrode 170 of the display panel of FIG. 1 . In the present embodiment, the first interference circuit 210 may include a common potential source 212 and a common electrode 218. The common potential source 212 is used to provide a common potential. The common electrode 218 is electrically connected to the common potential source 212 and the first electrode 170 for transmitting the common potential to the first electrode 170. That is to say, in the present embodiment, the first signal is a common potential.

接著請參照第8B圖,其為第1圖之顯示面板之第二干擾電路220、第二電極180與第三電極190於另一實施方式的電路圖。在本實施方式中,第二干擾電路220可包含共通電位源222、干擾電位源226、第一切換器228與第二切換器229。共通電位源222用以提供共通電位。干擾電位源226用以提供干擾電位。第一切換器228電性連接共通電位源222、干擾電位源226至第二電極180。第一切換器228用以在共通電位與干擾電位中選擇其一傳送第二訊號至第二電極180。第二切換器229電性連接共通電位源222、干擾電位源226至第三電極190。第二切換器229用以在共通電位與干擾電位中選擇其一傳送第二訊號至第三電極190。也就是說,在本實施方式中,第二訊號即為共通 電位或干擾電位。其中在一或多個實施方式中,第一切換器228與第二切換器229皆可由至少二電晶體組成,其細節可與第3圖之切換器216相同,因此便不再贅述。 Next, please refer to FIG. 8B , which is a circuit diagram of another embodiment of the second interference circuit 220 , the second electrode 180 and the third electrode 190 of the display panel of FIG. 1 . In the present embodiment, the second interference circuit 220 may include a common potential source 222, an interference potential source 226, a first switch 228, and a second switch 229. The common potential source 222 is used to provide a common potential. The interference potential source 226 is used to provide an interference potential. The first switch 228 is electrically connected to the common potential source 222 and the interference potential source 226 to the second electrode 180. The first switch 228 is configured to select one of the common potential and the interference potential to transmit the second signal to the second electrode 180. The second switch 229 is electrically connected to the common potential source 222 and the interference potential source 226 to the third electrode 190. The second switch 229 is configured to select one of the common potential and the interference potential to transmit the second signal to the third electrode 190. That is to say, in the embodiment, the second signal is common. Potential or interference potential. In one or more embodiments, the first switch 228 and the second switch 229 can be composed of at least two transistors, and the details thereof can be the same as the switch 216 of FIG. 3, and therefore will not be described again.

接著請一併參照第8A、8B與9A圖,其中第9A圖為第1圖之顯示面板於防窺狀態之第一時序時的另一實施方式的剖面圖。在操作時,當顯示面板處於防窺狀態之第一時序時,共通電位源212提供共通電位至第一電極170,第一切換器228可選擇自干擾電位源226提供干擾電位至第二電極180,且第二切換器229可選擇自共通電位源222提供共通電位至第三電極190。在此情況下,第一電極170、第二電極180與第三電極190共同於顯示介質層130中產生的電場E1,會改變顯示介質層130中之顯示介質(在第9A圖中為液晶分子)的性質,例如使得來自畫素單元140之光能夠從第9A圖之遮光層160的右方以大角度漏出,且來自畫素單元150之光能夠從遮光層160的左方以大角度漏出。 Next, please refer to FIGS. 8A, 8B and 9A together, wherein FIG. 9A is a cross-sectional view showing another embodiment of the display panel of FIG. 1 in the first timing of the anti-spy state. In operation, when the display panel is in the first timing of the anti-spy state, the common potential source 212 provides a common potential to the first electrode 170, and the first switch 228 can select the self-interference potential source 226 to provide the interference potential to the second electrode. 180, and the second switch 229 can select to provide a common potential from the common potential source 222 to the third electrode 190. In this case, the first electrode 170, the second electrode 180, and the third electrode 190 are common to the electric field E1 generated in the display medium layer 130, and the display medium in the display medium layer 130 is changed (the liquid crystal molecule in FIG. 9A). For example, the light from the pixel unit 140 can be leaked from the right side of the light shielding layer 160 of FIG. 9A at a large angle, and the light from the pixel unit 150 can leak from the left side of the light shielding layer 160 at a large angle. .

接著請一併參照第8A、8B與9B圖,其中第9B圖為第1圖之顯示面板於防窺狀態之第二時序時的另一實施方式的剖面圖。於第二時序時,共通電位源212提供共通電位至第一電極170,第一切換器228可選擇自共通電位源222提供共通電位至第二電極180,且第二切換器229可選擇自干擾電位源226提供干擾電位至第三電極190。在此情況下,第一電極170、第二電極180與第三電極190共同於顯示介質層130中產生的電場E2,亦會改變顯示介質層130 中之顯示介質(在第9B圖中為液晶分子)的性質,使得來自畫素單元140之光能夠從第9B圖之遮光層160的右方以大角度漏出,且來自畫素單元150之光能夠從遮光層160的左方以大角度漏出。 Next, please refer to FIGS. 8A, 8B and 9B together, wherein FIG. 9B is a cross-sectional view showing another embodiment of the display panel of FIG. 1 in the second timing of the anti-spy state. In the second timing, the common potential source 212 provides a common potential to the first electrode 170, the first switch 228 can select a common potential from the common potential source 222 to the second electrode 180, and the second switch 229 can select self-interference. The potential source 226 provides an interference potential to the third electrode 190. In this case, the first electrode 170, the second electrode 180, and the third electrode 190 are common to the electric field E2 generated in the display medium layer 130, and the display medium layer 130 is also changed. The property of the display medium (liquid crystal molecules in FIG. 9B) is such that light from the pixel unit 140 can leak from a right angle of the light shielding layer 160 of FIG. 9B at a large angle, and light from the pixel unit 150 It can leak from the left side of the light shielding layer 160 at a large angle.

請同時參照第8B、9A與9B圖。接著可持續切換第一時序與第二時序,換言之,第一切換器228與第二切換器229皆可連續切換訊號源,以依時序傳送干擾電位與共通電位至第二電極180與第三電極190,其中在同一時序中,第二電極180與第三電極190所接收的第二訊號係不相同,也就是說,當第二電極180接收到干擾電位時,第三電極190則接收到共通電位,反之亦然。如此一來,對側視方向觀看顯示面板的旁觀者而言,在第一時序時會看到被電場E1干擾的第一干擾畫面,而在第二時序時會看到被電場E2干擾的第二干擾畫面。因電場E1與E2不相同,因此第一干擾畫面也不同於第二干擾畫面。經由持續切換第一時序與第二時序,側視觀看的旁觀者看到的是第一干擾畫面與第二干擾畫面所組合而成的閃爍畫面,而非顯示畫面,如此一來即可達到避免旁觀者窺視的目的。 Please also refer to Figures 8B, 9A and 9B. Then, the first timing and the second timing are continuously switched. In other words, the first switch 228 and the second switch 229 can continuously switch the signal source to transmit the interference potential and the common potential to the second electrode 180 and the third according to the timing. The electrode 190, wherein in the same timing, the second electrode 180 is different from the second signal received by the third electrode 190, that is, when the second electrode 180 receives the interference potential, the third electrode 190 receives Common potential and vice versa. In this way, for the bystander who views the display panel in the side view direction, the first interference picture interfered by the electric field E1 is seen at the first timing, and the second time sequence is seen to be interfered by the electric field E2. The second interference picture. Since the electric fields E1 and E2 are different, the first interference picture is also different from the second interference picture. By continuously switching the first timing and the second timing, the bystander watching the side view sees a flashing picture combined with the first interference picture and the second interference picture, instead of displaying the picture, so that Avoid the purpose of bystanders to peep.

請回到第1圖,在一或多個實施方式中,遮光層160可更對應於第二電極180與第三電極190至少其中一者設置。例如在第1圖中,遮光層160對應於第一電極170、第二電極180與第三電極190。換言之,從上視方向來看,遮光層160全面覆蓋第一電極170、第二電極180與第三電極190。 Referring back to FIG. 1 , in one or more embodiments, the light shielding layer 160 may correspond to at least one of the second electrode 180 and the third electrode 190 . For example, in FIG. 1, the light shielding layer 160 corresponds to the first electrode 170, the second electrode 180, and the third electrode 190. In other words, the light shielding layer 160 covers the first electrode 170, the second electrode 180, and the third electrode 190 in a comprehensive manner as viewed from above.

請一併參照第1圖與第2圖。在本實施方式中,顯示面板可更包含至少一資料線230,位於第一電極170與第一基板110之間。其中在本實施方式中,第一電極170、第二電極180、第三電極190與資料線230之延伸方向實質平行。具體而言,顯示面板可更包含至少一掃描線240,掃描線240與資料線230交錯,而畫素單元140與150可分別與掃描線240其中一者以及資料線230其中一者電性連接。因在本實施方式中,第一電極170、第二電極180與第三電極190皆置於資料線230上方,因此對顯示面板之顯示區的整體配置空間並不會有太大的影響。也就是說,在能夠達成防窺的功能下,顯示面板仍然能夠維持原本的解析度與開口率。 Please refer to Figure 1 and Figure 2 together. In this embodiment, the display panel may further include at least one data line 230 between the first electrode 170 and the first substrate 110. In the embodiment, the first electrode 170, the second electrode 180, and the third electrode 190 are substantially parallel to the extending direction of the data line 230. Specifically, the display panel may further include at least one scan line 240, the scan line 240 is interleaved with the data line 230, and the pixel units 140 and 150 may be electrically connected to one of the scan lines 240 and one of the data lines 230, respectively. . In the present embodiment, the first electrode 170, the second electrode 180, and the third electrode 190 are all placed above the data line 230, so the overall arrangement space of the display area of the display panel is not greatly affected. That is to say, the display panel can still maintain the original resolution and aperture ratio under the function of achieving anti-peeping.

請回到第1圖,在本實施方式中,顯示面板可更包含第一絕緣層250與第二絕緣層260。第一絕緣層250介於資料線230與第一電極170之間。第二絕緣層260介於第一電極170與第二電極180及第三電極190之間。也就是說,在本實施方式中,第二絕緣層260位於第一絕緣層250上方,第二絕緣層260可覆蓋第一電極170,而第二電極180及第三電極190皆位於第二絕緣層260上。 Referring back to FIG. 1 , in the embodiment, the display panel may further include a first insulating layer 250 and a second insulating layer 260 . The first insulating layer 250 is interposed between the data line 230 and the first electrode 170. The second insulating layer 260 is interposed between the first electrode 170 and the second electrode 180 and the third electrode 190. That is, in the present embodiment, the second insulating layer 260 is located above the first insulating layer 250, the second insulating layer 260 may cover the first electrode 170, and the second electrode 180 and the third electrode 190 are both located in the second insulating layer. On layer 260.

另一方面,畫素單元140(150)包含共通電極層142(152)與畫素電極144(154)。共通電極層142(152)位於第一絕緣層250與第二絕緣層260之間。畫素電極144(154)位於第二絕緣層260上。因此,藉由分別在畫素電極144(154)與共通電極層142(152)施加顯示訊號與共通電位,則可分 別控制畫素單元140(150)上方之顯示介質層130的顯示介質,以實現顯示面板之畫面顯示。以第2圖為例,畫素單元140(150)可更包含電晶體146(156),且顯示面板可更包含共通電極245,顯示訊號可藉由控制電晶體146(156)而傳至畫素電極144(154),且共通電位可藉由共通電極245而傳至共通電極層142(152)。在本實施方式中,第一電極170、共通電極層142、152可由同一導電層進行圖案化製作而成,而第二電極180、第三電極190與畫素電極144、154可由另一導電層進行圖案化製作而成,然而本發明不以此為限。 On the other hand, the pixel unit 140 (150) includes a common electrode layer 142 (152) and a pixel electrode 144 (154). The common electrode layer 142 (152) is located between the first insulating layer 250 and the second insulating layer 260. The pixel electrode 144 (154) is located on the second insulating layer 260. Therefore, by applying a display signal and a common potential to the pixel electrode 144 (154) and the common electrode layer 142 (152), respectively, The display medium of the display medium layer 130 above the pixel unit 140 (150) is not controlled to realize the screen display of the display panel. Taking FIG. 2 as an example, the pixel unit 140 (150) may further include a transistor 146 (156), and the display panel may further include a common electrode 245, and the display signal may be transmitted to the picture by controlling the transistor 146 (156). The electrode 144 (154), and the common potential can be transmitted to the common electrode layer 142 (152) through the common electrode 245. In the present embodiment, the first electrode 170 and the common electrode layers 142 and 152 may be patterned by the same conductive layer, and the second electrode 180, the third electrode 190 and the pixel electrodes 144 and 154 may be formed by another conductive layer. The patterning is performed, but the invention is not limited thereto.

接著說明本實施方式之顯示面板於正常顯示狀態下的操作細節。請一併參照第3、4與10A圖,其中第10A為第1圖之顯示面板於顯示狀態之顯示白畫面時的剖面圖。在操作時,當顯示面板處於顯示狀態時,可提供共通電位至第一電極170、第二電極180與第三電極190。例如在本實施方式中,切換器216可選擇自共通電位源212提供共通電位至第一電極170,且共通電位源222可提供共通電位至第二電極180與第三電極190。另一方面,畫素電極144與154可接收顯示訊號,而共通電極層142與152可接收共通電位。在此情況下,於畫素單元140與150上方之顯示介質層130的顯示介質可受顯示訊號的影響而偏轉,以產生廣視角的顯示畫面。然而因於第一電極170、第二電極180與第三電極190之間皆為共通電位,因此位於其上方之顯示介質也就不會受到實質影響,因此可避免光線經 由第一電極170、第二電極180與第三電極190的上方而大角度漏光。 Next, details of the operation of the display panel of the present embodiment in the normal display state will be described. Referring to Figures 3, 4, and 10A together, the 10A is a cross-sectional view of the display panel of Fig. 1 when the white screen is displayed in the display state. In operation, when the display panel is in the display state, a common potential may be supplied to the first electrode 170, the second electrode 180, and the third electrode 190. For example, in the present embodiment, the switch 216 can select to provide a common potential from the common potential source 212 to the first electrode 170, and the common potential source 222 can provide a common potential to the second electrode 180 and the third electrode 190. On the other hand, the pixel electrodes 144 and 154 can receive display signals, and the common electrode layers 142 and 152 can receive a common potential. In this case, the display medium of the display medium layer 130 above the pixel units 140 and 150 can be deflected by the influence of the display signal to produce a display screen of a wide viewing angle. However, since the first electrode 170, the second electrode 180, and the third electrode 190 have a common potential, the display medium located above it is not substantially affected, so that the light can be avoided. Light is leaked at a large angle from above the first electrode 170, the second electrode 180, and the third electrode 190.

接著請一併參照第3、4與10B圖,其中第10B為第1圖之顯示面板於顯示狀態之顯示黑畫面時的剖面圖。在操作時,當顯示面板處於顯示狀態時,可提供共通電位至第一電極170、第二電極180與第三電極190。例如在本實施方式中,切換器216可選擇自共通電位源212提供共通電位至第一電極170,且共通電位源222可提供共通電位至第二電極180與第三電極190。另一方面,畫素電極144與154與共通電極層142與152皆可接收共通電位。在此情況下,於畫素單元140與150、第一電極170、第二電極180與第三電極190上方之顯示介質層130的顯示介質皆不會受到實質影響,因此光線無法穿透顯示介質層130,顯示面板也就能夠呈現黑畫面。 Next, please refer to Figures 3, 4 and 10B together, wherein 10B is a cross-sectional view of the display panel of Fig. 1 when the black screen is displayed in the display state. In operation, when the display panel is in the display state, a common potential may be supplied to the first electrode 170, the second electrode 180, and the third electrode 190. For example, in the present embodiment, the switch 216 can select to provide a common potential from the common potential source 212 to the first electrode 170, and the common potential source 222 can provide a common potential to the second electrode 180 and the third electrode 190. On the other hand, the pixel electrodes 144 and 154 and the common electrode layers 142 and 152 can receive a common potential. In this case, the display medium of the display medium layer 130 above the pixel units 140 and 150, the first electrode 170, the second electrode 180 and the third electrode 190 is not substantially affected, so the light cannot penetrate the display medium. Layer 130, the display panel can also present a black screen.

接著請參照第11圖,其為本發明另一實施方式之顯示面板的剖面圖,本實施方式與第1圖的實施方式的不同處在於畫素電極144、154與共通電極層142、152的位置。在本實施方式中,畫素電極144與154皆位於第一絕緣層250與第二絕緣層260之間。共通電極層142與152位於第二絕緣層260上。而在顯示白畫面時,畫素電極144與154仍然接收顯示訊號,而共通電極層142與152仍然接收共通電位。在本實施方式中,第一電極170、畫素電極144、154可由同一導電層進行圖案化製作而成,而第二電極180、第三電極190與共通電極層142、152可由另一導 電層進行圖案化製作而成,然而本發明不以此為限。至於本實施方式的其他細節因與第1圖的實施方式相同,因此便不再贅述。 Referring to FIG. 11 , which is a cross-sectional view of a display panel according to another embodiment of the present invention, the difference between the embodiment and the embodiment of FIG. 1 lies in the pixel electrodes 144 , 154 and the common electrode layers 142 , 152 . position. In the present embodiment, the pixel electrodes 144 and 154 are both located between the first insulating layer 250 and the second insulating layer 260. The common electrode layers 142 and 152 are located on the second insulating layer 260. While the white screen is displayed, the pixel electrodes 144 and 154 still receive the display signal, and the common electrode layers 142 and 152 still receive the common potential. In this embodiment, the first electrode 170 and the pixel electrodes 144 and 154 may be patterned by the same conductive layer, and the second electrode 180, the third electrode 190, and the common electrode layer 142, 152 may be another guide. The electrical layer is patterned, but the invention is not limited thereto. Other details of the present embodiment are the same as those of the embodiment of Fig. 1, and therefore will not be described again.

接著請參照第12圖,其為本發明再一實施方式之顯示面板的剖面圖,本實施方式與第1圖的實施方式的不同處在於第一電極170、第二電極180與第三電極190的位置。在本實施方式中,第一絕緣層250介於資料線230與第二電極180及第三電極190之間。第二絕緣層260介於第二電極180及第三電極190與第一電極170之間。也就是說,在本實施方式中,第二絕緣層260可覆蓋第二電極180及第三電極190,而第一電極170位於第二絕緣層260上。因此,第二電極180、第三電極190、共通電極層142、152可由同一導電層進行圖案化製作而成,而第一電極170與畫素電極144、154可由另一導電層進行圖案化製作而成,然而本發明不以此為限。至於本實施方式的其他細節因與第1圖的實施方式相同,因此便不再贅述。 Next, referring to FIG. 12, which is a cross-sectional view of a display panel according to still another embodiment of the present invention, the difference between this embodiment and the embodiment of FIG. 1 lies in the first electrode 170, the second electrode 180, and the third electrode 190. s position. In the present embodiment, the first insulating layer 250 is interposed between the data line 230 and the second electrode 180 and the third electrode 190. The second insulating layer 260 is interposed between the second electrode 180 and the third electrode 190 and the first electrode 170. That is, in the present embodiment, the second insulating layer 260 may cover the second electrode 180 and the third electrode 190, and the first electrode 170 is located on the second insulating layer 260. Therefore, the second electrode 180, the third electrode 190, and the common electrode layers 142, 152 can be patterned by the same conductive layer, and the first electrode 170 and the pixel electrodes 144, 154 can be patterned by another conductive layer. However, the invention is not limited thereto. Other details of the present embodiment are the same as those of the embodiment of Fig. 1, and therefore will not be described again.

接著請回到第1圖,在本實施方式中,顯示面板可更包含至少二濾光層270與280,位於第二基板120上,且位於顯示介質層130與第二基板120之間,並分別對應二畫素單元140與150設置。換句話說,濾光層270與280可分別位於遮光層160的相對兩側,且濾光層270位於畫素單元140的上方,用以將通過畫素單元140之光線進行濾光。濾光層280位於畫素單元150的上方,用以將通過畫素單元150之光線進行濾光。 Next, returning to FIG. 1 , in the embodiment, the display panel may further include at least two filter layers 270 and 280 on the second substrate 120 and between the display medium layer 130 and the second substrate 120 , and Corresponding to the two pixel units 140 and 150 respectively. In other words, the filter layers 270 and 280 can be respectively located on opposite sides of the light shielding layer 160, and the filter layer 270 is located above the pixel unit 140 for filtering the light passing through the pixel unit 140. A filter layer 280 is located above the pixel unit 150 for filtering light passing through the pixel unit 150.

接著請參照第13A圖,其為本發明又一實施方式之顯示面板的剖面圖。本實施方式與第1圖之實施方式的不同處在於畫素單元140、150與濾光層270、280之間的相對位置。具體而言,在顯示面板的製程中,畫素單元140、150與濾光層270、280之間可能會發生錯位,也就是說,濾光層270不位於畫素單元140的正上方,且濾光層280不位於畫素單元150的正上方。在本實施方式中,濾光層270、280分別相對畫素單元140、150往左位移,連帶使得遮光層160露出第三電極190之至少一部份,也就是遮光層160對應第一電極170與第二電極180設置。在此情形下,第二干擾電路220可應用第8B圖之電路結構。 Next, please refer to FIG. 13A, which is a cross-sectional view of a display panel according to still another embodiment of the present invention. The difference between this embodiment and the embodiment of Fig. 1 lies in the relative position between the pixel units 140, 150 and the filter layers 270, 280. Specifically, in the process of the display panel, misalignment may occur between the pixel units 140, 150 and the filter layers 270, 280, that is, the filter layer 270 is not located directly above the pixel unit 140, and The filter layer 280 is not located directly above the pixel unit 150. In the present embodiment, the filter layers 270 and 280 are respectively displaced to the left with respect to the pixel units 140 and 150, so that the light shielding layer 160 exposes at least a portion of the third electrode 190, that is, the light shielding layer 160 corresponds to the first electrode 170. It is disposed with the second electrode 180. In this case, the second interference circuit 220 can apply the circuit structure of FIG. 8B.

詳細而言,請一併參照第3、8B與13A圖。當顯示面板處於防窺狀態之第一時序時,切換器216可選擇自共通電位源212提供共通電位至第一電極170,第一切換器228可選擇自干擾電位源226提供干擾電位至第二電極180,且第二切換器229可選擇自共通電位源222提供共通電位至第三電極190。而在第二時序時,切換器216可選擇自共通電位源212提供共通電位至第一電極170,第一切換器228可選擇自共通電位源222提供共通電位至第二電極180,且第二切換器229可選擇自共通電位源222提供共通電位至第三電極190。如此一來,即可達成側向視角防窺之功效。應注意的是,雖然在本實施方式中以第3圖之第一干擾電路210作說明,然而在其他的實施方式中,亦可選用第8A圖之第一干擾電路210。至於本實施方式的其他細 節因與第1圖的實施方式相同,因此便不再贅述。 For details, please refer to Figures 3, 8B and 13A together. When the display panel is in the first timing of the anti-spy state, the switch 216 can select to provide a common potential from the common potential source 212 to the first electrode 170, and the first switch 228 can select the self-interference potential source 226 to provide the interference potential to the first The two electrodes 180, and the second switch 229 can be selected to provide a common potential from the common potential source 222 to the third electrode 190. In the second timing, the switch 216 can select to provide a common potential from the common potential source 212 to the first electrode 170. The first switch 228 can select the common potential from the common potential source 222 to the second electrode 180, and the second Switch 229 can select to provide a common potential from common potential source 222 to third electrode 190. In this way, the lateral perspective can be achieved. It should be noted that although the first interference circuit 210 of FIG. 3 is described in the present embodiment, in other embodiments, the first interference circuit 210 of FIG. 8A may be selected. As for the other details of this embodiment Since the section is the same as the embodiment of Fig. 1, it will not be described again.

接著請參照第13B圖,其為本發明再一實施方式之顯示面板的剖面圖。本實施方式與第13A圖之實施方式的不同處在於畫素單元140、150與濾光層270、280之間的相對位置。在本實施方式中,濾光層270、280分別相對畫素單元140、150往右位移,連帶使得遮光層160露出第二電極180之至少一部份,也就是遮光層160對應第一電極170與第三電極190設置。在此情形下,第二干擾電路220亦可應用第8B圖之電路結構。 Next, please refer to FIG. 13B, which is a cross-sectional view of a display panel according to still another embodiment of the present invention. The difference between this embodiment and the embodiment of Fig. 13A lies in the relative position between the pixel units 140, 150 and the filter layers 270, 280. In the present embodiment, the filter layers 270 and 280 are respectively displaced to the right with respect to the pixel units 140 and 150, so that the light shielding layer 160 exposes at least a portion of the second electrode 180, that is, the light shielding layer 160 corresponds to the first electrode 170. It is disposed with the third electrode 190. In this case, the second interference circuit 220 can also apply the circuit structure of FIG. 8B.

詳細而言,請一併參照第3、8B與13B圖。當顯示面板處於防窺狀態之第一時序時,切換器216可選擇自共通電位源212提供共通電位至第一電極170,第一切換器228可選擇自共通電位源222提供共通電位至第二電極180,且第二切換器229可選擇自干擾電位源226提供干擾電位至第三電極190。而在第二時序時,切換器216可選擇自共通電位源212提供共通電位至第一電極170,第一切換器228可選擇自共通電位源222提供共通電位至第二電極180,且第二切換器229可選擇自共通電位源222提供共通電位至第三電極190。如此一來,即可達成側向視角防窺之功效。應注意的是,雖然在本實施方式中以第3圖之第一干擾電路210作說明,然而在其他的實施方式中,亦可選用第8A圖之第一干擾電路210。至於本實施方式的其他細節因與第13A圖的實施方式相同,因此便不再贅述。 For details, please refer to Figures 3, 8B and 13B together. When the display panel is in the first timing of the anti-spy state, the switch 216 can select to provide a common potential from the common potential source 212 to the first electrode 170, and the first switch 228 can select the common potential from the common potential source 222 to the first The two electrodes 180, and the second switch 229 can select the self-interference potential source 226 to provide an interference potential to the third electrode 190. In the second timing, the switch 216 can select to provide a common potential from the common potential source 212 to the first electrode 170. The first switch 228 can select the common potential from the common potential source 222 to the second electrode 180, and the second Switch 229 can select to provide a common potential from common potential source 222 to third electrode 190. In this way, the lateral perspective can be achieved. It should be noted that although the first interference circuit 210 of FIG. 3 is described in the present embodiment, in other embodiments, the first interference circuit 210 of FIG. 8A may be selected. Other details of the present embodiment are the same as those of the embodiment of Fig. 13A, and therefore will not be described again.

接著請參照第14圖,其為本發明另一實施方式之 顯示面板的剖面圖。本實施方式與第1圖之實施方式的不同處在於濾光層270與280的位置與去除第一絕緣層250(如第1圖所繪示)。在本實施方式中,濾光層270與280位於第一基板110上,且位於顯示介質層130與第一基板110之間,並分別對應二畫素單元140與150設置,此種堆疊技術即為彩色濾光層於陣列基板上(Color Filter on Array;COA)技術。具體而言,在本實施方式中,濾光層270與280可取代第一絕緣層250,也就是說,濾光層270與280皆可達到濾光與絕緣的效果。至於本實施方式的其他細節因與第1圖的實施方式相同,因此便不再贅述。 Next, please refer to FIG. 14, which is another embodiment of the present invention. A cross-sectional view of the display panel. The difference between this embodiment and the embodiment of FIG. 1 lies in the position of the filter layers 270 and 280 and the removal of the first insulating layer 250 (as shown in FIG. 1). In this embodiment, the filter layers 270 and 280 are located on the first substrate 110 and are disposed between the display medium layer 130 and the first substrate 110, and are respectively disposed corresponding to the two pixel units 140 and 150. It is a color filter on Array (COA) technology. Specifically, in the present embodiment, the filter layers 270 and 280 can replace the first insulating layer 250, that is, the filter layers 270 and 280 can achieve the effects of filtering and insulating. Other details of the present embodiment are the same as those of the embodiment of Fig. 1, and therefore will not be described again.

應注意的是,雖然在以上的敘述與圖式中,顯示介質層130之顯示介質皆以液晶分子作解說,然而本發明不以此為限。在其他的實施方式中,顯示面板可為電泳顯示面板,其顯示介質為微膠囊,或者顯示面板可為電濕潤顯示面板,其顯示介質為極性分子。 It should be noted that, in the above description and drawings, the display medium of the display medium layer 130 is illustrated by liquid crystal molecules, but the invention is not limited thereto. In other embodiments, the display panel may be an electrophoretic display panel, the display medium is a microcapsule, or the display panel may be an electrowetting display panel, the display medium being a polar molecule.

雖然本發明已以實施方式揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作各種之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and the present invention can be modified and modified without departing from the spirit and scope of the present invention. The scope is subject to the definition of the scope of the patent application attached.

110‧‧‧第一基板 110‧‧‧First substrate

120‧‧‧第二基板 120‧‧‧second substrate

130‧‧‧顯示介質層 130‧‧‧Display media layer

140、150‧‧‧畫素單元 140, 150‧‧‧ pixel units

142、152‧‧‧共通電極層 142, 152‧‧‧ common electrode layer

144、154‧‧‧畫素電極 144, 154‧‧‧ pixel electrodes

160‧‧‧遮光層 160‧‧‧Lighting layer

170‧‧‧第一電極 170‧‧‧First electrode

180‧‧‧第二電極 180‧‧‧second electrode

190‧‧‧第三電極 190‧‧‧ third electrode

230‧‧‧資料線 230‧‧‧Information line

250‧‧‧第一絕緣層 250‧‧‧first insulation

260‧‧‧第二絕緣層 260‧‧‧Second insulation

270、280‧‧‧濾光層 270, 280‧‧‧ filter layer

Claims (17)

一種顯示面板,包含:一第一基板;一第二基板,相對該第一基板設置;一顯示介質層,位於該第一基板與該第二基板之間;至少二畫素單元,位於該第一基板與該顯示介質層之間;一遮光層,位於該第二基板與該顯示介質層之間,且位於該二畫素單元之間;一第一電極,位於該二畫素單元之間的該第一基板上;一第二電極與一第三電極,位於該二畫素單元之間的該第一基板上,且分別位於該第一電極之相對二側,其中該第一電極對應該遮光層設置;以及一第一干擾電路,電性連接該第一電極,用以提供一第一訊號至該第一電極;以及一第二干擾電路,電性連接該第二電極與該第三電極,用以提供一第二訊號至該第二電極與該第三電極。 A display panel includes: a first substrate; a second substrate disposed opposite to the first substrate; a display dielectric layer between the first substrate and the second substrate; at least two pixel units located at the first a substrate and the display medium layer; a light shielding layer between the second substrate and the display medium layer and located between the two pixel units; a first electrode located between the two pixel units On the first substrate, a second electrode and a third electrode are located on the first substrate between the two pixel units, and are respectively located on opposite sides of the first electrode, wherein the first electrode pair The light shielding layer is disposed; and a first interference circuit electrically connected to the first electrode for providing a first signal to the first electrode; and a second interference circuit electrically connected to the second electrode and the first The three electrodes are configured to provide a second signal to the second electrode and the third electrode. 如請求項1所述之顯示面板,其中該第一干擾電路包含:一共通電位源,用以提供一共通電位;一干擾電位源,用以提供一干擾電位;以及一切換器,電性連接該共通電位源、該干擾電位源至該第一電極,該切換器用以在該共通電位與該干擾電位中 選擇其一傳送該第一訊號至該第一電極。 The display panel of claim 1, wherein the first interference circuit comprises: a common potential source for providing a common potential; an interference potential source for providing an interference potential; and a switch, electrically connected The common potential source and the interference potential source are connected to the first electrode, and the switch is used in the common potential and the interference potential Selecting one of the first signals to the first electrode. 如請求項1所述之顯示面板,其中該第二干擾電路包含:一共通電位源,用以提供一共通電位;以及一共通電極,電性連接該共通電位源、該第二電極與該第三電極,用以將該共通電位傳送至該第二電極與該第三電極。 The display panel of claim 1, wherein the second interference circuit comprises: a common potential source for providing a common potential; and a common electrode electrically connected to the common potential source, the second electrode and the first a three electrode for transmitting the common potential to the second electrode and the third electrode. 如請求項1所述之顯示面板,其中該第一干擾電路包含:一共通電位源,用以提供一共通電位;以及一共通電極,電性連接該共通電位源與該第一電極,用以將該共通電位傳送至該第一電極。 The display panel of claim 1, wherein the first interference circuit comprises: a common potential source for providing a common potential; and a common electrode electrically connected to the common potential source and the first electrode The common potential is transmitted to the first electrode. 如請求項1所述之顯示面板,其中該第二干擾電路包含:一共通電位源,用以提供一共通電位;一干擾電位源,用以提供一干擾電位;一第一切換器,電性連接該共通電位源、該干擾電位源至該第二電極,該第一切換器用以在該共通電位與該干擾電位中選擇其一傳送該第二訊號至該第二電極;以及一第二切換器,電性連接該共通電位源、該干擾電位源至該第三電極,該第二切換器用以在該共通電位與該干 擾電位中選擇其一傳送該第二訊號至該第三電極。 The display panel of claim 1, wherein the second interference circuit comprises: a common potential source for providing a common potential; an interference potential source for providing an interference potential; a first switch, electrical Connecting the common potential source and the interference potential source to the second electrode, wherein the first switch is configured to select one of the common potential and the interference potential to transmit the second signal to the second electrode; and a second switch And electrically connecting the common potential source and the interference potential source to the third electrode, wherein the second switch is used for the common potential and the dry One of the disturbing potentials is selected to transmit the second signal to the third electrode. 如請求項1所述之顯示面板,其中該遮光層更對應於該第二電極與該第三電極至少其中一者設置。 The display panel of claim 1, wherein the light shielding layer is further disposed corresponding to at least one of the second electrode and the third electrode. 如請求項1所述之顯示面板,更包含:至少一資料線,位於該第一電極與該第一基板之間。 The display panel of claim 1, further comprising: at least one data line between the first electrode and the first substrate. 如請求項7所述之顯示面板,其中該第一電極、該第二電極、該第三電極與該資料線之延伸方向實質平行。 The display panel of claim 7, wherein the first electrode, the second electrode, and the third electrode are substantially parallel to an extension direction of the data line. 如請求項7所述之顯示面板,更包含:一第一絕緣層,介於該資料線與該第一電極之間;以及一第二絕緣層,介於該第一電極與該第二電極及該第三電極之間。 The display panel of claim 7, further comprising: a first insulating layer between the data line and the first electrode; and a second insulating layer interposed between the first electrode and the second electrode And between the third electrodes. 如請求項7所述之顯示面板,更包含:一第一絕緣層,介於該資料線與該第二電極及該第三電極之間;以及一第二絕緣層,介於該第二電極及該第三電極與該第一電極之間。 The display panel of claim 7, further comprising: a first insulating layer interposed between the data line and the second electrode and the third electrode; and a second insulating layer interposed between the second electrode And between the third electrode and the first electrode. 如請求項1所述之顯示面板,更包含: 一第一絕緣層;以及一第二絕緣層,位於該第一絕緣層上方;以及其中每一該些畫素單元均包含:一共通電極層,位於該第一絕緣層與該第二絕緣層之間;以及一畫素電極,位於該第二絕緣層上。 The display panel as claimed in claim 1, further comprising: a first insulating layer; and a second insulating layer over the first insulating layer; and each of the pixel units includes: a common electrode layer, the first insulating layer and the second insulating layer And a pixel electrode on the second insulating layer. 如請求項1所述之顯示面板,更包含:一第一絕緣層;以及一第二絕緣層,位於該第一絕緣層上方;以及其中每一該些畫素單元均包含:一畫素電極,位於該第一絕緣層與該第二絕緣層之間;以及一共通電極層,位於該第二絕緣層上。 The display panel of claim 1, further comprising: a first insulating layer; and a second insulating layer over the first insulating layer; and each of the pixel units comprises: a pixel electrode Between the first insulating layer and the second insulating layer; and a common electrode layer on the second insulating layer. 如請求項1所述之顯示面板,更包含:至少二濾光層,位於該第二基板上,且位於該顯示介質層與該第二基板之間,並分別對應該二畫素單元設置。 The display panel of claim 1, further comprising: at least two filter layers on the second substrate, located between the display medium layer and the second substrate, and respectively corresponding to the two pixel units. 如請求項1所述之顯示面板,更包含:至少二濾光層,位於該第一基板上,且位於該顯示介質層與該第一基板之間,並分別對應該二畫素單元設置。 The display panel of claim 1, further comprising: at least two filter layers on the first substrate, between the display medium layer and the first substrate, and respectively corresponding to the two pixel units. 一種顯示面板之顯示方法,包含: 提供一顯示面板,該顯示面板包含至少二畫素單元、一第一電極、一第二電極與一第三電極,其中該第一電極、該第二電極與該第三電極皆位於該二畫素單元之間,且該第二電極與該第三電極分別位於該第一電極的兩側;當該顯示面板處於防窺狀態時,提供一干擾電位至該第一電極、該第二電極與該第三電極之其中一者,並提供一共通電位至該第一電極、該第二電極與該第三電極之其中另兩者;以及當該顯示面板處於顯示狀態時,提供該共通電位至該第一電極、該第二電極與該第三電極。 A display method for a display panel, comprising: Providing a display panel, the display panel includes at least two pixel units, a first electrode, a second electrode, and a third electrode, wherein the first electrode, the second electrode, and the third electrode are both located Between the cells, and the second electrode and the third electrode are respectively located at two sides of the first electrode; when the display panel is in the anti-spy state, providing an interference potential to the first electrode and the second electrode One of the third electrodes, and providing a common potential to the first electrode, the second electrode and the third electrode; and providing the common potential to the display panel when the display panel is in a display state The first electrode, the second electrode and the third electrode. 如請求項15所述之顯示面板之顯示方法,其中該顯示面板處於防窺狀態之步驟包含:於一第一時序時,提供該干擾電位至該第一電極,且提供該共通電位至該第二電極與該第三電極;於一第二時序時,提供該共通電位至該第一電極、該第二電極與該第三電極;以及切換該第一時序與該第二時序。 The display panel display method of claim 15, wherein the step of the display panel in the anti-spy state comprises: providing the interference potential to the first electrode at a first timing, and providing the common potential to the a second electrode and the third electrode; at a second timing, providing the common potential to the first electrode, the second electrode, and the third electrode; and switching the first timing and the second timing. 如請求項15所述之顯示面板之顯示方法,其中該顯示面板處於防窺狀態之步驟包含:於一第一時序時,提供該干擾電位至該第二電極,且提供該共通電位至該第一電極與該第三電極;於一第二時序時,提供該干擾電位至該第三電 極,且提供該共通電位至該第一電極與該第二電極;以及切換該第一時序與該第二時序。 The display panel display method of claim 15, wherein the step of the display panel in the anti-spy state comprises: providing the interference potential to the second electrode at a first timing, and providing the common potential to the a first electrode and the third electrode; at a second timing, providing the interference potential to the third And providing the common potential to the first electrode and the second electrode; and switching the first timing and the second timing.
TW103108197A 2014-01-21 2014-03-10 Display panel and display method using the same TWI529690B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410027578.6A CN103728754B (en) 2014-01-21 2014-01-21 Display floater

Publications (2)

Publication Number Publication Date
TW201530528A true TW201530528A (en) 2015-08-01
TWI529690B TWI529690B (en) 2016-04-11

Family

ID=50452899

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103108197A TWI529690B (en) 2014-01-21 2014-03-10 Display panel and display method using the same

Country Status (2)

Country Link
CN (1) CN103728754B (en)
TW (1) TWI529690B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI567725B (en) * 2016-03-07 2017-01-21 友達光電股份有限公司 Liquid crystal display panel and driving method thereof

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108196406B (en) 2018-02-13 2021-11-09 京东方科技集团股份有限公司 Array substrate, manufacturing method of array substrate, display panel, operating method of display panel and electronic device
CN110456580B (en) * 2019-08-26 2022-04-29 京东方科技集团股份有限公司 Display substrate, control method thereof, display panel and display device
CN110646945B (en) * 2019-09-29 2021-11-12 京东方科技集团股份有限公司 Display device and display method
CN111381727B (en) * 2020-03-11 2021-07-23 武汉华星光电半导体显示技术有限公司 Touch panel and display device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4285350B2 (en) * 2004-02-26 2009-06-24 セイコーエプソン株式会社 Viewing angle control element and manufacturing method thereof, liquid crystal display device, electronic device
GB2418518A (en) * 2004-09-24 2006-03-29 Sharp Kk A Display
GB2428152A (en) * 2005-07-08 2007-01-17 Sharp Kk Processing image data for direction dependent viewing on a display device
KR101243789B1 (en) * 2006-06-26 2013-03-18 엘지디스플레이 주식회사 LCD and drive method thereof
US7940359B2 (en) * 2007-04-25 2011-05-10 Au Optronics Corporation Liquid crystal display comprising a dielectric layer having a first opening surrounding a patterned structure and exposing a portion of a first pixel electrode and a second pixel electrode formed on the dielectric layer
KR101921163B1 (en) * 2011-07-30 2018-11-23 엘지디스플레이 주식회사 In-Plane switching mode liquid crystal display device and method of fabricating the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI567725B (en) * 2016-03-07 2017-01-21 友達光電股份有限公司 Liquid crystal display panel and driving method thereof

Also Published As

Publication number Publication date
CN103728754B (en) 2016-09-07
CN103728754A (en) 2014-04-16
TWI529690B (en) 2016-04-11

Similar Documents

Publication Publication Date Title
CN109100881B (en) Liquid crystal display panel and display device
CN108196406B (en) Array substrate, manufacturing method of array substrate, display panel, operating method of display panel and electronic device
CN101738792B (en) Display device, method for driving display device and electronic device
CN100592149C (en) LCD device and driving method thereof
US8194217B2 (en) Electro-optical apparatus and electronic device having particular pixel configuration
TWI529690B (en) Display panel and display method using the same
TWI467300B (en) Pixel structure and display panel
CN110082969B (en) Liquid crystal display panel, manufacturing method thereof and display device
TWI424238B (en) Pixel structure and display panel
CN107121804B (en) Display device
WO2018098782A1 (en) Viewing angle switchable liquid crystal display device and viewing angle switching method
JP2011043623A (en) Stereoscopic image display apparatus
CN101000424A (en) Color filter substrate and liquid crystal display panel comprising the same
US9664972B2 (en) Liquid crystal display apparatus
CN110174795A (en) Liquid crystal display device
JP4952166B2 (en) Liquid crystal device
CN109239994A (en) array substrate and display device
WO2016095313A1 (en) Array substrate and display device
JP2016191890A (en) Three-dimensional image display device and liquid crystal panel
CN102279493B (en) Pixel unit and liquid crystal display device
KR20040084454A (en) thin film diode panel for liquid crystal display and liquid crystal display including the panel
JP7191596B2 (en) liquid crystal display
CN105974659B (en) Array substrate and display panel
JP2006154120A (en) Electrooptical device, and electronic appliance
TW201330063A (en) Pixel array substrate and display panel using the same

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees