TW201511541A - Video graphic array interface protection circuit - Google Patents
Video graphic array interface protection circuit Download PDFInfo
- Publication number
- TW201511541A TW201511541A TW102132618A TW102132618A TW201511541A TW 201511541 A TW201511541 A TW 201511541A TW 102132618 A TW102132618 A TW 102132618A TW 102132618 A TW102132618 A TW 102132618A TW 201511541 A TW201511541 A TW 201511541A
- Authority
- TW
- Taiwan
- Prior art keywords
- signal
- unit
- vga interface
- analog signal
- generating unit
- Prior art date
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
本發明係關於一種保護電路,尤其係關於一種視頻圖像陣列(Video Graphic Array,VGA)介面保護電路。 The present invention relates to a protection circuit, and more particularly to a Video Graphic Array (VGA) interface protection circuit.
視頻圖像陣列(Video Graphic Array,VGA)介面單元廣泛地應用於各種電子產品,如顯示器、電腦主機等,是用作傳送色彩模擬訊號至一顯示器。 The Video Graphic Array (VGA) interface unit is widely used in various electronic products, such as displays, computer mainframes, etc., and is used to transmit color analog signals to a display.
傳統上,VGA介面單元具有15支接腳,至少包括三支接腳分別用來接收紅(R)色模擬信號、藍(B)色模擬信號以及綠(G)色模擬信號,另兩支接腳用來接收水平同步信號以及垂直同步信號,以及再一支接腳用來接收驅動外接顯示器之VCC直流信號。一般而言,此VCC直流信號,是由主機內部一切換單元所提供,其中此切換單元用以轉換VGA信号以傳送給VGA介面單元供外接顯示器進行顯示。在此架構下,一旦外接顯示器發生漏電情況,外部之電壓將會經由VGA介面單元接收VCC直流信號之接腳送入主機內部,進而毀損與VGA介面單元耦接之切換單元,由於切換單元無法再提供VGA信号給VGA介面單元,會造成外接顯示器無法進行顯示。因此,需要一種可避免上述狀況發 生之新電路設計。 Traditionally, the VGA interface unit has 15 pins, and at least three pins are respectively used for receiving red (R) color analog signals, blue (B) color analog signals, and green (G) color analog signals, and the other two are connected. The pin is used to receive the horizontal sync signal and the vertical sync signal, and the other pin is used to receive the VCC DC signal for driving the external display. Generally, the VCC DC signal is provided by a switching unit inside the host, wherein the switching unit is configured to convert the VGA signal to the VGA interface unit for display by the external display. Under this architecture, once the external display is leaky, the external voltage will be sent to the host through the VGA interface unit to receive the VCC DC signal pin, which will damage the switching unit coupled to the VGA interface unit. Providing a VGA signal to the VGA interface unit will prevent the external display from being displayed. Therefore, there is a need to avoid this situation. The new circuit design.
鑑於上述,本發明提供一種VGA介面保護電路,來解決外部電壓經由VGA介面單元接腳傳入主機內部造成元件毀壞之問題。 In view of the above, the present invention provides a VGA interface protection circuit to solve the problem that components are destroyed by external voltage passing through the VGA interface unit pins into the host.
本發明之一態樣係在提供一種視頻圖像陣列(VGA)介面保護電路。此VGA介面保護電路包括一信號產生單元、一切換單元、一第一電源產生單元以及一第一VGA介面單元。信號產生單元產生一與顯示影像有關之信號。切換單元耦接信號產生單元,轉換此與顯示影像有關之信號為一第一可顯示信號,並產生一第一觸發信號。電源產生單元耦接切換單元,根據第一觸發信號提供一第一電源信號。第一VGA介面單元,耦接第一電源產生單元以及切換單元,接收第一可顯示信號以及第一電源信號以提供一顯示單元進行顯示。 One aspect of the present invention is to provide a video image array (VGA) interface protection circuit. The VGA interface protection circuit includes a signal generating unit, a switching unit, a first power generating unit, and a first VGA interface unit. The signal generating unit generates a signal related to the displayed image. The switching unit is coupled to the signal generating unit to convert the signal related to the display image into a first displayable signal and generate a first trigger signal. The power generating unit is coupled to the switching unit, and provides a first power signal according to the first trigger signal. The first VGA interface unit is coupled to the first power generating unit and the switching unit, and receives the first displayable signal and the first power signal to provide a display unit for display.
本發明之一另態樣係在提供一種視頻圖像陣列(VGA)介面保護電路。此VGA介面保護電路,包括一信號產生單元、一切換單元、一第一電源產生單元、一第二電源產生單元、一第一VGA介面單元以及一第二VGA介面單元。信號產生單元,用以產生一與顯示影像有關之信號以及一控制信號。切換單元耦接信號產生單元,用以轉換與顯示影像有關之信號為一第一可顯示信號或一第二可顯示信號,並根據控制信號產生一第一觸發信號或一第二觸發信號。第一電源產生單元耦接切換單元,用以提供第一電源信號。第二電源產生單元耦接切換單元,用以提供第二 電源信號。第一VGA介面單元,耦接第一電源產生單元以及切換單元。第二VGA介面單元,耦接第二電源產生單元以及切換單元。其中當切換單元產生第一觸發信號時,第一電源產生單元提供一第一電源信號給第一VGA介面單元,以使一顯示單元顯示該第一可顯示信號,以及當切換單元產生該第二觸發信號時,第二電源產生單元提供一第二電源信號給第二VGA介面單元,以使一顯示單元顯示該第二可顯示信號。 Another aspect of the present invention provides a video image array (VGA) interface protection circuit. The VGA interface protection circuit includes a signal generating unit, a switching unit, a first power generating unit, a second power generating unit, a first VGA interface unit, and a second VGA interface unit. The signal generating unit is configured to generate a signal related to the displayed image and a control signal. The switching unit is coupled to the signal generating unit for converting the signal related to the display image to a first displayable signal or a second displayable signal, and generating a first trigger signal or a second trigger signal according to the control signal. The first power generating unit is coupled to the switching unit for providing the first power signal. The second power generating unit is coupled to the switching unit for providing the second Power signal. The first VGA interface unit is coupled to the first power generating unit and the switching unit. The second VGA interface unit is coupled to the second power generating unit and the switching unit. When the switching unit generates the first trigger signal, the first power generating unit provides a first power signal to the first VGA interface unit, so that a display unit displays the first displayable signal, and when the switching unit generates the second When the signal is triggered, the second power generating unit provides a second power signal to the second VGA interface unit, so that a display unit displays the second displayable signal.
綜上所述,本發明藉由一獨立於切換單元之電源產生單元來提供VGA介面單元所需之直流信號,藉以避免外部之突發電壓經由VGA介面單元之直流信號接腳直接毀損切換單元,而使得外接顯示單元仍可正常顯示。 In summary, the present invention provides a DC signal required by the VGA interface unit by a power generating unit independent of the switching unit, so as to prevent the external burst voltage from directly damaging the switching unit via the DC signal pin of the VGA interface unit. The external display unit can still be displayed normally.
100‧‧‧VGA介面保護電路 100‧‧‧VGA interface protection circuit
101‧‧‧信號產生單元 101‧‧‧Signal generating unit
102‧‧‧切換單元 102‧‧‧Switch unit
103‧‧‧第一VGA介面單元 103‧‧‧First VGA interface unit
104‧‧‧第一電源產生單元 104‧‧‧First power generation unit
105和108‧‧‧電容 105 and 108‧‧‧ capacitors
106‧‧‧第二VGA介面單元 106‧‧‧Second VGA interface unit
107‧‧‧第二電源產生單元 107‧‧‧Second power generation unit
108、109和110‧‧‧濾波器 108, 109 and 110‧‧‧ filters
1061和1062‧‧‧電感 1061 and 1062‧‧‧Inductors
1063、1064和1065‧‧‧電容 1063, 1064 and 1065‧‧‧ capacitors
EN1‧‧‧第一觸發信號 EN1‧‧‧ first trigger signal
EN2‧‧‧第二觸發信號 EN2‧‧‧ second trigger signal
CN‧‧‧控制信號 CN‧‧‧Control signal
IS‧‧‧與顯示影像有關信號 IS‧‧‧Signal related signals
DS1‧‧‧第一可顯示信號 DS1‧‧‧The first display signal
DS2‧‧‧第二可顯示信號 DS2‧‧‧Second display signal
第1圖所示為根據本發明一實施例的VGA介面保護電路概略圖示。 FIG. 1 is a schematic diagram showing a VGA interface protection circuit according to an embodiment of the invention.
第2圖所示為一根據本發明一實施例的VGA介面單元之概略圖示。 2 is a schematic illustration of a VGA interface unit in accordance with an embodiment of the present invention.
第3A圖所示為根據本發明一實施例的VGA介面單元耦接濾波器之概略圖示。 FIG. 3A is a schematic diagram showing a VGA interface unit coupling filter according to an embodiment of the invention.
第3B圖所示為根據本發明一實施例的濾波器結構概略圖示。 Fig. 3B is a schematic diagram showing the structure of a filter according to an embodiment of the present invention.
以下為本發明較佳具體實施例以所附圖示加以詳細 說明,下列之說明及圖示使用相同之參考數字以表示相同或類似元件,並且在重複描述相同或類似元件時則予省略。 The following is a detailed description of the preferred embodiment of the present invention with the accompanying drawings The same reference numerals are used to designate the same or similar elements, and are omitted when the same or similar elements are repeatedly described.
第1圖所示為根據本發明一實施例的VGA介面保護電路概略圖示。本發明之VGA介面保護電路100包括:一信號產生單元101、一切換單元102、一第一VGA介面單元103、一第一電源產生單元104、一第二VGA介面單元106以及一第二電源產生單元107。其中,第一VGA介面單元103和第二VGA介面單元106可外接顯示單元(未展示出)。而信號產生單元101產生一控制信號CN以及與顯示影像有關之信號IS傳送給切換單元102,其中與顯示影像有關之信號IS至少包括紅(R)色模擬信號、藍(B)色模擬信號、綠(G)色模擬信號、水平同步信號、垂直同步信號、啟動信號、以及顯示資料通道信號。切換單元102耦接信號產生單元101,根據控制信號CN選擇將信號產生單元101所產生的與顯示影像有關信號IS轉換輸出至第一可顯示信號DS1或第二可顯示信號DS2,以傳送給第一VGA介面單元103或第二VGA介面單元106,來提供給外接顯示單元進行顯示。此外,切換單元102亦根據內部檢測到的輸出第一可顯示信號或第二可顯示信號產生一第一觸發信號(EN1)或一第二觸發信號(EN2),傳送給第一電源產生單元104或第二電源產生單元107,以對第一VGA介面單元103或第二VGA介面單元106進行供電。也就是說,切換單元102可根據控制信號CN來選擇第一VGA介面單元103或第二VGA介面單元106其中之一傳輸相關可顯示信號以及電源信號。值得注意的是,在本實施例中,是以可顯示信號的選擇以及兩電源產生單元104和107對兩VGA介面單元103和106分別 進行供電為例來說明本發明之應用,然本發明亦可應用於其他數目之VGA介面單元,不以兩個為限。例如,在僅具單一VGA介面單元之實施例中,僅需使用單一之電源產生單元,且切換單元102會直接將信號產生單元101所產生的與顯示影像有關信號進行轉換成與顯示影像有關之可顯示信號傳送給VGA介面單元。此外,第一電源產生單元104和第二電源產生單元107均是獨立於切換單元102之外,並可根據切換單元102所產生之第一觸發信號(EN1)和第二觸發信號(EN2)輸出VCC直流信號給第一VGA介面單元103和第二VGA介面單元106,以驅動外接顯示單元。藉由獨立於切換單元102之外之第一電源產生單元104和第二電源產生單元107均是來提供VCC直流信號給第一VGA介面單元103和第二VGA介面單元106,以驅動外接顯示單元,可避免外部突發電壓經由第一VGA介面單元103和第二VGA介面單元106,以驅動外接顯示單元毀損切換單元102之問題。在一實施例中,信號產生單元101為一伺服器之基本控制器用以管理控制系統,可獨立於伺服器其他硬體部分控制I/O設備,來實現I/O設備和伺服器間的資料交換。 FIG. 1 is a schematic diagram showing a VGA interface protection circuit according to an embodiment of the invention. The VGA interface protection circuit 100 of the present invention includes: a signal generating unit 101, a switching unit 102, a first VGA interface unit 103, a first power generating unit 104, a second VGA interface unit 106, and a second power generating unit. Unit 107. The first VGA interface unit 103 and the second VGA interface unit 106 can be externally connected to the display unit (not shown). The signal generating unit 101 generates a control signal CN and a signal IS related to the display image to be transmitted to the switching unit 102, wherein the signal IS related to the display image includes at least a red (R) color analog signal, a blue (B) color analog signal, Green (G) color analog signal, horizontal sync signal, vertical sync signal, start signal, and display data channel signal. The switching unit 102 is coupled to the signal generating unit 101, and selects, according to the control signal CN, the conversion of the display image related signal IS generated by the signal generating unit 101 to the first displayable signal DS1 or the second displayable signal DS2 for transmission to the first A VGA interface unit 103 or a second VGA interface unit 106 is provided for display to an external display unit. In addition, the switching unit 102 also generates a first trigger signal (EN1) or a second trigger signal (EN2) according to the internally detected output first displayable signal or second displayable signal, and transmits the first trigger signal (EN1) to the first power generating unit 104. Or the second power generating unit 107 supplies power to the first VGA interface unit 103 or the second VGA interface unit 106. That is, the switching unit 102 can select one of the first VGA interface unit 103 or the second VGA interface unit 106 to transmit the relevant displayable signal and the power signal according to the control signal CN. It should be noted that, in this embodiment, the selection of the displayable signal and the two power generating units 104 and 107 respectively respectively pair the two VGA interface units 103 and 106 The power supply is taken as an example to illustrate the application of the present invention. However, the present invention can also be applied to other numbers of VGA interface units, and is not limited to two. For example, in an embodiment with only a single VGA interface unit, only a single power generating unit is needed, and the switching unit 102 directly converts the signal related to the display image generated by the signal generating unit 101 into a display image. The display signal can be transmitted to the VGA interface unit. In addition, the first power generating unit 104 and the second power generating unit 107 are independent of the switching unit 102 and can be output according to the first trigger signal (EN1) and the second trigger signal (EN2) generated by the switching unit 102. The VCC DC signal is applied to the first VGA interface unit 103 and the second VGA interface unit 106 to drive the external display unit. The first power generating unit 104 and the second power generating unit 107 are provided separately from the switching unit 102 to provide a VCC DC signal to the first VGA interface unit 103 and the second VGA interface unit 106 to drive the external display unit. The problem that the external burst voltage is prevented from passing through the first VGA interface unit 103 and the second VGA interface unit 106 to drive the external display unit to damage the switching unit 102 can be avoided. In an embodiment, the signal generating unit 101 is a basic controller of a server for managing the control system, and the I/O device can be controlled independently of other hardware parts of the server to implement data between the I/O device and the server. exchange.
第2圖所示為一根據本發明一實施例的VGA介面單元之概略圖示。其中,第一VGA介面單元103和第二VGA介面單元106均具有15支接腳。其中接腳1用以接收紅(R)色模擬信號;接腳2用以接收綠(G)色模擬信號;接腳3用以接收藍(B)色模擬信號;接腳4未做連接;接腳5接地;接腳6紅(R)色模擬信號接地;接腳7綠(G)色模擬信號接地;接腳8藍(B)色模擬信號接地;接腳9用以接收VCC直流信號;接腳10接地;接腳11 未做連接;接腳12用以接收資料信號;接腳13用以接收水平同步信號;接腳14用以接收垂直同步信號;接腳15用以接收時脈信號。其中,根據本實施例,接腳9所接收之VCC直流信號是由電源產生單元104所提供。而接腳1所接收之紅(R)色模擬信號,接腳2所接收之綠(G)色模擬信號,接腳3所接收之藍(B)色模擬信號,接腳12所接收資料信號,接腳13所接收之水平同步信號,接腳14所接收之垂直同步信號以及接腳15所接收之時脈信號均是由切換單元102所提供。 2 is a schematic illustration of a VGA interface unit in accordance with an embodiment of the present invention. The first VGA interface unit 103 and the second VGA interface unit 106 each have 15 pins. The pin 1 is for receiving a red (R) color analog signal; the pin 2 is for receiving a green (G) color analog signal; the pin 3 is for receiving a blue (B) color analog signal; and the pin 4 is not connected; Pin 5 is grounded; pin 6 red (R) color analog signal is grounded; pin 7 green (G) color analog signal is grounded; pin 8 blue (B) color analog signal is grounded; pin 9 is used to receive VCC DC signal ; pin 10 is grounded; pin 11 The connection is not made; the pin 12 is for receiving the data signal; the pin 13 is for receiving the horizontal synchronization signal; the pin 14 is for receiving the vertical synchronization signal; and the pin 15 is for receiving the clock signal. Wherein, according to the embodiment, the VCC DC signal received by the pin 9 is provided by the power generating unit 104. The red (R) color analog signal received by the pin 1, the green (G) color analog signal received by the pin 2, the blue (B) color analog signal received by the pin 3, and the received data signal of the pin 12 The horizontal synchronizing signal received by the pin 13 and the vertical synchronizing signal received by the pin 14 and the clock signal received by the pin 15 are all provided by the switching unit 102.
依此,在本發明之架構下,第一VGA介面單元103和第二VGA介面單元106所接收的與顯示影像有關信號是由切換單元102所傳送,而第一VGA介面單元103和第二VGA介面單元106所接收之VCC直流信號則是分別由一獨立於切換單元102外之第一電源產生單元104和第二電源產生單元107所提供。因此,即使第一VGA介面單元103和第二VGA介面單元106所耦接之外接顯示單元發生漏電情況,此外部之突生電壓並不會經由第一VGA介面單元103和第二VGA介面單元106接收VCC直流信號之接腳毀損切換單元102,且第一電源產生單元104和第二電源產生單元107對此突發電壓亦具有抗干擾能力,因此,切換單元102仍可正常將信號產生單元101所產生的與顯示影像有關之信號傳送給對應之第一VGA介面單元103或第二VGA介面單元106,而使得外接顯示單元仍可正常顯示。 Accordingly, in the architecture of the present invention, the signals related to the display image received by the first VGA interface unit 103 and the second VGA interface unit 106 are transmitted by the switching unit 102, and the first VGA interface unit 103 and the second VGA are The VCC DC signals received by the interface unit 106 are respectively provided by a first power generating unit 104 and a second power generating unit 107 which are independent of the switching unit 102. Therefore, even if the first VGA interface unit 103 and the second VGA interface unit 106 are coupled to each other, the external display voltage does not pass through the first VGA interface unit 103 and the second VGA interface unit 106. The pin damage switching unit 102 receives the VCC DC signal, and the first power generating unit 104 and the second power generating unit 107 also have anti-interference capability for the burst voltage. Therefore, the switching unit 102 can still normally output the signal generating unit 101. The generated signal related to the display image is transmitted to the corresponding first VGA interface unit 103 or the second VGA interface unit 106, so that the external display unit can still be displayed normally.
此外,在另一實施例中,為避免第一VGA介面單元103和第一電源產生單元104因為靜電放電(ESD)作用而造成損害,因此本發明更在第一電源產生單元104和第一VGA介面單 元103間外接一電容105,並靠近第一VGA介面單元103放置。其中電容105之一端接地用以作為靜電放電防護電路,以在靜電放電事件中提供靜電放電之電流路徑,避免突生之靜電電流流入第一電源產生單元104和第一VGA介面單元103而造成損害。同樣的,為避免第二VGA介面單元106和第二電源產生單元107因為靜電放電(ESD)作用而造成損害,因此在第二電源產生單元107和第二VGA介面單元106間亦外接一電容108,並靠近第二VGA介面單元106放置。其中電容108之一端接地用以作為靜電放電防護電路,以在靜電放電事件中提供靜電放電之電流路徑,避免突生之靜電電流流入第二電源產生單元107和第二VGA介面單元106而造成損害。 In addition, in another embodiment, in order to prevent the first VGA interface unit 103 and the first power generating unit 104 from being damaged due to electrostatic discharge (ESD), the present invention is further applied to the first power generating unit 104 and the first VGA. Interface list A capacitor 105 is externally connected between the elements 103 and placed adjacent to the first VGA interface unit 103. One end of the capacitor 105 is grounded to serve as an ESD protection circuit to provide an ESD current path during an ESD event, preventing the sudden electrostatic current from flowing into the first power generating unit 104 and the first VGA interface unit 103 to cause damage. . Similarly, in order to prevent the second VGA interface unit 106 and the second power generating unit 107 from being damaged due to electrostatic discharge (ESD), a capacitor 108 is externally connected between the second power generating unit 107 and the second VGA interface unit 106. And placed close to the second VGA interface unit 106. One end of the capacitor 108 is grounded to serve as an electrostatic discharge protection circuit to provide a current path of electrostatic discharge during an electrostatic discharge event, so as to prevent the sudden electrostatic current from flowing into the second power generating unit 107 and the second VGA interface unit 106 to cause damage. .
而在一實施中,如第3A圖所示,本發明更可包括多個濾波器108、109和110耦接第一VGA介面單元103,來對傳入第一VGA介面單元103之模擬信號進行濾波。例如,濾波器108用以對紅色模擬信號進行濾波,濾波器109用以對綠色模擬信號進行濾波,濾波器110用以對藍色模擬信號進行濾波,以將信號中之雜訊濾除。值得注意的是,第二VGA介面單元106亦可採同樣之設計,由多個濾波器耦接第二VGA介面單元106,來對傳入第二VGA介面單元106之模擬信號進行濾波。第3B圖所示為根據本發明一實施例的濾波器結構概略圖示,其中濾波器108、109和110可採用相同之濾波器電路結構,以濾波器108為例,是由兩電感1081和1082以及三個電容1083、1084和1085所組成之雙電感式π型LC低通濾波器。值得注意的是,在此實施例中,濾波器108、109和110是設置在第一VGA介面單元103 和切換單元102間,並靠近第一VGA介面單元103。 In an implementation, as shown in FIG. 3A, the present invention further includes a plurality of filters 108, 109, and 110 coupled to the first VGA interface unit 103 for performing analog signals transmitted to the first VGA interface unit 103. Filtering. For example, the filter 108 is used to filter the red analog signal, the filter 109 is used to filter the green analog signal, and the filter 110 is used to filter the blue analog signal to filter out the noise in the signal. It should be noted that the second VGA interface unit 106 can also be designed in the same manner, and the second VGA interface unit 106 is coupled to the second VGA interface unit 106 to filter the analog signal transmitted to the second VGA interface unit 106. FIG. 3B is a schematic diagram showing the structure of a filter according to an embodiment of the present invention, wherein the filters 108, 109, and 110 can adopt the same filter circuit structure. Taking the filter 108 as an example, the two inductors 1081 and 1082 and a dual-inductive π-type LC low-pass filter composed of three capacitors 1083, 1084 and 1085. It should be noted that in this embodiment, the filters 108, 109 and 110 are disposed in the first VGA interface unit 103. And the switching unit 102, and close to the first VGA interface unit 103.
綜上所述,本發明藉由一獨立於切換單元之電源產生單元來提供VGA介面單元所需之VCC直流信號,藉以避免外部之突發電壓經由VGA介面單元之VCC直流信號接腳直接毀損切換單元,換言之,依此架構切換單元仍可正常將顯示信號傳送給VGA介面單元,而使得外接顯示單元仍可正常顯示。 In summary, the present invention provides a VCC DC signal required by the VGA interface unit by a power generation unit independent of the switching unit, so as to avoid external burst voltage switching directly through the VCC DC signal pin of the VGA interface unit. The unit, in other words, the switching unit can still normally transmit the display signal to the VGA interface unit, so that the external display unit can still display normally.
雖然本發明已以實施方式揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作各種之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and the present invention can be modified and modified without departing from the spirit and scope of the present invention. The scope is subject to the definition of the scope of the patent application attached.
100‧‧‧VGA介面保護電路 100‧‧‧VGA interface protection circuit
101‧‧‧信號產生單元 101‧‧‧Signal generating unit
102‧‧‧切換單元 102‧‧‧Switch unit
103‧‧‧第一VGA介面單元 103‧‧‧First VGA interface unit
104‧‧‧第一電源產生單元 104‧‧‧First power generation unit
105和108‧‧‧電容 105 and 108‧‧‧ capacitors
106‧‧‧第二VGA介面單元 106‧‧‧Second VGA interface unit
107‧‧‧第二電源產生單元 107‧‧‧Second power generation unit
EN1‧‧‧第一觸發信號 EN1‧‧‧ first trigger signal
EN2‧‧‧第二觸發信號 EN2‧‧‧ second trigger signal
CN‧‧‧控制信號 CN‧‧‧Control signal
IS‧‧‧與顯示影像有關信號 IS‧‧‧Signal related signals
DS1‧‧‧第一可顯示信號 DS1‧‧‧The first display signal
DS2‧‧‧第二可顯示信號 DS2‧‧‧Second display signal
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102132618A TWI528799B (en) | 2013-09-10 | 2013-09-10 | Video graphic array interface protection circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102132618A TWI528799B (en) | 2013-09-10 | 2013-09-10 | Video graphic array interface protection circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201511541A true TW201511541A (en) | 2015-03-16 |
TWI528799B TWI528799B (en) | 2016-04-01 |
Family
ID=53186906
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW102132618A TWI528799B (en) | 2013-09-10 | 2013-09-10 | Video graphic array interface protection circuit |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI528799B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114048109A (en) * | 2022-01-14 | 2022-02-15 | 苏州浪潮智能科技有限公司 | Server VGA display system and control method, device, equipment and medium thereof |
-
2013
- 2013-09-10 TW TW102132618A patent/TWI528799B/en active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114048109A (en) * | 2022-01-14 | 2022-02-15 | 苏州浪潮智能科技有限公司 | Server VGA display system and control method, device, equipment and medium thereof |
Also Published As
Publication number | Publication date |
---|---|
TWI528799B (en) | 2016-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9331873B2 (en) | Apparatus and method for controlling data interface | |
US9305483B2 (en) | Display device including a timing controller with a self-recovery block and method for driving the same | |
TWI332171B (en) | On-screen display system | |
US20120007875A1 (en) | Multiple Monitor Video Control | |
KR102362054B1 (en) | Display apparatus consisting a multi display system and control method thereof | |
JP2007041258A (en) | Image display device and timing controller | |
TWI528799B (en) | Video graphic array interface protection circuit | |
KR101551569B1 (en) | Display Unit with a Safety Function | |
KR102369371B1 (en) | Organic light emitting diode display and operation method thereof | |
JP5556881B2 (en) | Video display system, information processing apparatus, and video display apparatus | |
US9865190B2 (en) | Display unit with a safety function | |
WO2018081987A1 (en) | Multimedia signal anomaly processing method and display device | |
CN209299400U (en) | A kind of resolution ratio is adaptive, splices driving plate with the multi-screen treasured that HDMI ring connects | |
KR101140323B1 (en) | Multivision system and frame synchronization method between video play apparatuses | |
CN201045695Y (en) | Signal processing circuit for VGA interface and television set equipped with the same | |
CN104424911A (en) | VGA interface protection circuit | |
CN105549931B (en) | USB video splicing and playing system | |
KR20160044144A (en) | Display device and operation method thereof | |
CN112804517B (en) | Detection circuit and display output device based on video graphic array interface | |
JP2006155256A (en) | Digital video signal interface module | |
KR20080016019A (en) | Video display apparatus and method for preventing hot plug detect error | |
JP2003177721A (en) | Synchronizing signal monitoring device for liquid crystal display | |
TW201321989A (en) | Input/output devices and display apparatuses using the same | |
JP5846890B2 (en) | Video signal processing device | |
KR200432066Y1 (en) | Digital image system having plural distributors |