TW201438183A - Anti-fuse structure and programming method thereof - Google Patents

Anti-fuse structure and programming method thereof Download PDF

Info

Publication number
TW201438183A
TW201438183A TW102111519A TW102111519A TW201438183A TW 201438183 A TW201438183 A TW 201438183A TW 102111519 A TW102111519 A TW 102111519A TW 102111519 A TW102111519 A TW 102111519A TW 201438183 A TW201438183 A TW 201438183A
Authority
TW
Taiwan
Prior art keywords
fuse
opening
conductor
metal layer
insulating layer
Prior art date
Application number
TW102111519A
Other languages
Chinese (zh)
Other versions
TWI575703B (en
Inventor
Chu-Fu Lin
Chien-Li Kuo
Ching-Li Yang
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to TW102111519A priority Critical patent/TWI575703B/en
Publication of TW201438183A publication Critical patent/TW201438183A/en
Application granted granted Critical
Publication of TWI575703B publication Critical patent/TWI575703B/en

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

A method of programming an anti-fuse includes steps as follows. First, an insulating layer is provided. An anti-fuse region is defined on the insulating layer. An anti-fuse is embedded within the anti-fuse region of the insulating layer. The anti-fuse includes at least a first conductor and a second conductor. Then, part of the insulating layer is removed by laser to form an anti-fuse opening in the insulating layer. Part of the first conductor and part of the second conductor are exposed through the anti-fuse opening. After that, a under bump metallurgy layer is formed in the anti-fuse opening to connect the first conductor and the second conductor electrically.

Description

逆熔絲結構及其編程方法 Inverse fuse structure and programming method thereof

本發明係關於一種逆熔絲(anti-fuse)結構及其編程方法,尤其是關於利用雷射編程逆熔絲,並且利用凸塊底層金屬(under bump metallurgy)製程來導通逆熔絲的方法及所形成的逆熔絲結構。 The present invention relates to an anti-fuse structure and a programming method thereof, and more particularly to a method for programming an anti-fuse using a laser and using an under bump metallurgy process to turn on the anti-fuse and The resulting anti-fuse structure.

熔絲和逆熔絲通常使用於在晶片的線路修補或是用來做為程式化連結性元件。舉例而言,當熔絲和逆熔絲作為線路修補元件時,其使用時點是在晶片上的電路功能測試之後,發現電路有問題時,即可以藉由斷接熔絲或是導通逆熔絲來重建電路。又或者當熔絲和逆熔絲作為可程式熔絲陣列可與電子電路相連接時,以熔絲為例,在進行資料輸入時,根據每一個位於陣列中之熔絲是否被導通,可相對應地提供1或0之邏輯訊號。 Fuses and anti-fuse are commonly used for line repair on wafers or as stylized link elements. For example, when the fuse and the anti-fuse are used as the line repairing component, the point of use is after the circuit function test on the wafer, and when the circuit is found to have a problem, the fuse can be disconnected or the anti-fuse can be turned on. To rebuild the circuit. Or when the fuse and the anti-fuse are connected to the electronic circuit as the programmable fuse array, taking the fuse as an example, when data is input, according to whether each of the fuses located in the array is turned on, the phase can be Correspondingly, a logical signal of 1 or 0 is provided.

熔絲和逆熔絲兩者在運作原理正好相反的元件。對於熔絲而言,在未經處理的狀態下,熔絲是處於導通狀態,在編程後,則會呈現斷路狀態,反之,在未經處理的狀態下,逆熔絲是處於斷路狀態,在編程後,則會呈現導通狀態。 Both the fuse and the anti-fuse are components that operate in exactly the opposite direction. For the fuse, in the untreated state, the fuse is in an on state, and after programming, it will be in an open state. Otherwise, in the untreated state, the reverse fuse is in an open state. After programming, it will be rendered conductive.

熔絲和逆熔絲已被廣泛應用於在現今半導體元件,如DRAM、SRAM、PROM或FPGA中,因此整合編程熔絲、逆熔絲與其它元件的製程步驟並且使熔絲、逆熔絲可以更加有彈性地被編程,為現今努力研究的方向。 Fuses and anti-fuse have been widely used in today's semiconductor components, such as DRAM, SRAM, PROM or FPGA, so the process steps of programming fuses, anti-fuse and other components are integrated and the fuses and anti-fuse can be made More flexible to be programmed, for the direction of today's hard work.

為達到上述目的,本發明提供一種逆熔結構及其編程方法。 To achieve the above object, the present invention provides a reverse melting structure and a programming method thereof.

根據本發明之一實施例,係提供一種編程逆熔絲的方法。於初始階段,提供一絶緣層包含一逆熔絲區,一逆熔絲埋入於絶緣層的逆熔絲區內,逆熔絲包含至少一第一導體和一第二導體,然後,利用雷射移除部分之絶緣層以於絶緣層中形成一逆熔絲開口,並且藉由逆熔絲開口曝露出部分之第一導體和部分之第二導體,接著再形成一凸塊底層金屬層於逆熔絲開口中用以電連結第一導體和第二導體。 In accordance with an embodiment of the present invention, a method of programming an inverse fuse is provided. In an initial stage, an insulating layer is provided to include an anti-fuse region, an anti-fuse is buried in the anti-fuse region of the insulating layer, and the anti-fuse includes at least a first conductor and a second conductor, and then Removing the insulating portion of the portion to form an anti-fuse opening in the insulating layer, and exposing a portion of the first conductor and a portion of the second conductor through the anti-fuse opening, and then forming a bump underlying metal layer The anti-fuse opening is used to electrically connect the first conductor and the second conductor.

根據本發明之另一實施例,係提供另一種編程逆熔絲的方法。首先,提供一絶緣層包含一逆熔絲區和一電路區,一逆熔絲埋入於絶緣層的逆熔絲區內,逆熔絲包含至少一第一導體和一第二導體,一導電墊埋入於絶緣層的電路區內,導電墊電連結一組層間內連線,之後進行一微影製程移除位在電路區和逆熔絲區的部分之絶緣層,以形成一導電墊開口曝露出導電墊,並且形成一微影開口於逆熔絲上方,然後利用雷射移除微影開口下方的部分之絶緣層,以形成一雷射開口由微影開口下方延伸,並使得部分的第一導體和部分的第二導體由雷射開口曝露出來,其中雷射開口和微影開口組成一逆熔絲開口,最後形成一凸塊底層金屬層於逆熔絲開口和導電墊開口,且在逆熔絲開口中的凸塊底層金屬層電連結第一導體和第二導體。 In accordance with another embodiment of the present invention, another method of programming an anti-fuse is provided. First, an insulating layer is provided to include an anti-fuse region and a circuit region, an anti-fuse is buried in the anti-fuse region of the insulating layer, and the anti-fuse includes at least a first conductor and a second conductor, and a conductive The pad is buried in the circuit region of the insulating layer, and the conductive pad electrically connects a set of interlayer interconnections, and then a lithography process is performed to remove the insulating layer located in the circuit region and the reverse fuse region to form a conductive pad. Opening a conductive pad and forming a lithography opening over the reverse fuse, and then removing a portion of the insulating layer under the lithographic opening by laser to form a laser opening extending below the lithographic opening and making a portion The first conductor and a portion of the second conductor are exposed by the laser opening, wherein the laser opening and the lithographic opening form an anti-fuse opening, and finally a bump underlying metal layer is formed on the anti-fuse opening and the conductive pad opening. And the under bump metal layer in the anti-fuse opening electrically connects the first conductor and the second conductor.

根據本發明之另一實施例,係提供一逆熔絲結構。前述逆熔絲結構包含一逆熔絲設置於一絶緣層中,其中逆熔絲包含至少一第一導體和一第二導體,另外,一逆熔絲開口置於第一導體和第二導體之間,前述第一導體的一第一邊緣和第二導體的一第二邊緣藉由該逆熔絲開口曝露出來,此外一凸塊底層金屬層設於逆熔絲開口中,以電連結第一邊緣和該第二邊緣,其中第一導體和第二導體僅藉由凸塊底層金屬層電連結。 According to another embodiment of the invention, an inverse fuse structure is provided. The anti-fuse structure includes an anti-fuse disposed in an insulating layer, wherein the anti-fuse includes at least a first conductor and a second conductor, and an anti-fuse opening is disposed between the first conductor and the second conductor a first edge of the first conductor and a second edge of the second conductor are exposed by the reverse fuse opening, and a bump bottom metal layer is disposed in the reverse fuse opening to electrically connect the first An edge and the second edge, wherein the first conductor and the second conductor are electrically connected only by the underlying metal layer of the bump.

10‧‧‧絶緣層 10‧‧‧Insulation

12‧‧‧氮化矽 12‧‧‧ nitride

14‧‧‧氧化矽 14‧‧‧Oxide

16‧‧‧逆熔絲 16‧‧‧Anti-fuse

18‧‧‧第一導體 18‧‧‧First conductor

20‧‧‧第二導體 20‧‧‧second conductor

22‧‧‧導電墊 22‧‧‧Electrical mat

24‧‧‧層間內連線 24‧‧‧Inter-layer connection

26‧‧‧第一微影開口、導電墊開口 26‧‧‧First lithography opening, conductive pad opening

28‧‧‧第二微影開口 28‧‧‧Second lithography opening

30‧‧‧雷射開口 30‧‧‧Laser opening

32‧‧‧逆熔絲開口、第三微影開口、雷射開口 32‧‧‧Reverse fuse opening, third lithography opening, laser opening

34‧‧‧凸塊底層金屬層 34‧‧‧Bump metal layer

36‧‧‧金屬層 36‧‧‧metal layer

40‧‧‧逆熔絲結構 40‧‧‧Anti-fuse structure

181‧‧‧邊緣 181‧‧‧ edge

201‧‧‧邊緣 201‧‧‧ edge

200‧‧‧電路區 200‧‧‧ circuit area

400‧‧‧逆熔絲區 400‧‧‧Anti-fuse zone

第1圖至第5圖為根據本發明之較佳實施例所繪製之逆熔絲的編程方法之示意圖。 1 to 5 are schematic views of a method of programming an inverse fuse drawn in accordance with a preferred embodiment of the present invention.

第2A和2B圖繪示的是微影製程的不同實施例之示意圖。 2A and 2B are schematic views of different embodiments of a lithography process.

第3A和3B圖繪示的是逆熔絲開口的不同實施例之示意圖。 3A and 3B are schematic views of different embodiments of the anti-fuse opening.

第5A、5B、5C和5D圖繪示的是逆熔絲結構的不同實施例之示意圖。 5A, 5B, 5C, and 5D are schematic views of different embodiments of the inverse fuse structure.

於下文中,係加以陳述本發明之逆熔絲結構及其編程方法之具體實施方式,俾使本技術領域中具有通常技術者可據以實施本發明。該些具體實施方式可參考相對應的圖式,使該些圖式構成實施方式之一部分。雖然本發明之實施例揭露如下,然而其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範疇內,當可作些許之更動與潤飾。 In the following, specific embodiments of the inverse fuse structure of the present invention and its programming method are set forth so that those skilled in the art can practice the invention. The specific embodiments may be referred to the corresponding drawings, such that the drawings form part of the embodiments. Although the embodiments of the present invention are disclosed as follows, they are not intended to limit the invention, and those skilled in the art can make some modifications and refinements without departing from the spirit and scope of the invention.

現在下文中將提供數個實施例搭配圖示來說明本發明之方法與結構。以下第1圖至第5圖為根據本發明之較佳實施例所繪製之逆熔絲的編程方法之示意圖,其中第2A、2B圖繪示的是微影製程的不同實施例之示意圖,第3A、3B圖繪示的是逆熔絲開口的不同實施例之示意圖,第5A、5B、5C、5D圖繪示的是逆熔絲結構的不同實施例之示意圖。 Several embodiments will now be provided in conjunction with the drawings to illustrate the method and structure of the present invention. 1 to 5 are schematic views of a programming method of an inverse fuse drawn according to a preferred embodiment of the present invention, wherein FIGS. 2A and 2B are schematic views showing different embodiments of a lithography process, 3A and 3B are schematic views showing different embodiments of the reverse fuse opening, and FIGS. 5A, 5B, 5C, and 5D are schematic views showing different embodiments of the reverse fuse structure.

如第1圖所示,首先提供一基底(圖未示),基底可以為半導體基底、矽覆絶緣基底或是磊晶材料等,基底上已形成至少一主動元件,例如MOS電晶體,一絶緣層10覆蓋於基底上,絶緣層10定義至少有二區域,例如一逆熔絲區400以及一電路區200。絶緣層10可以為單層或是由多層材料所組成,例如由氧化矽、氮化矽或其它絶緣材料所成。根據本 實施例,絶緣層10較佳為由氮化矽12為下層,氧化矽14為上層所構成,但不限於此。在本實施例中,絶緣層10的逆熔絲區400中,設有至少一逆熔絲16埋入於絶緣層10中,其中逆熔絲16包含有至少二彼此絶緣的導體,例如:第一導體18和第二導體20,根據本發明之較佳實施例,第一導體18和第二導體20為矩形的條狀金屬,並且彼此以最長的邊長互相平行排列,但不以上述為限,第一導體18和第二導體20,可以依據不同產品需求,有不同的形狀和排列方式,另外第一導體18和第二導體20可以為銅或是其它導電材料,但第一導體18和第二導體20的材料可以相同或相異。請繼續參閱第1圖,在絶緣層10的電路區200中,設有一導電墊22埋入於絶緣層10中,導電墊22和至少一組層間內連線(interlayer connection)24電連結,導電墊22較佳為鋁或是其它導電材料。值得注意的是:本發明的逆熔絲16係利用形成層間內連線24之步驟,和層間內連線24同時形成,也就是說,利用同一曝光顯影蝕刻步驟於絶緣層10中形成數個溝渠,接著於所有溝渠中填入導電材料,在逆熔絲區400中的溝渠填入導電材料後,即形成逆熔絲16,在導電連線區200中的溝渠,在填入導電材料後,即成為層間內連線24。之後,再於層間內連線24上形成導電墊22,換句話說,逆熔絲16較導電墊22先完成。 As shown in FIG. 1, a substrate (not shown) is first provided. The substrate may be a semiconductor substrate, a covered insulating substrate or an epitaxial material. At least one active component, such as an MOS transistor, and an insulating layer are formed on the substrate. The layer 10 is overlaid on the substrate, and the insulating layer 10 defines at least two regions, such as an anti-fuse region 400 and a circuit region 200. The insulating layer 10 may be a single layer or composed of a plurality of layers of materials, such as tantalum oxide, tantalum nitride or other insulating materials. According to this In the embodiment, the insulating layer 10 is preferably composed of tantalum nitride 12 as a lower layer and yttrium oxide 14 as an upper layer, but is not limited thereto. In this embodiment, in the anti-fuse region 400 of the insulating layer 10, at least one anti-fuse 16 is embedded in the insulating layer 10, wherein the anti-fuse 16 includes at least two conductors insulated from each other, for example: A conductor 18 and a second conductor 20, according to a preferred embodiment of the present invention, the first conductor 18 and the second conductor 20 are rectangular strip-shaped metal and are arranged parallel to each other with the longest side length, but not in the above The first conductor 18 and the second conductor 20 may have different shapes and arrangements according to different product requirements. In addition, the first conductor 18 and the second conductor 20 may be copper or other conductive materials, but the first conductor 18 The material of the second conductor 20 may be the same or different. Referring to FIG. 1 , in the circuit region 200 of the insulating layer 10 , a conductive pad 22 is embedded in the insulating layer 10 , and the conductive pad 22 and at least one set of interlayer connection 24 are electrically connected. Pad 22 is preferably aluminum or other electrically conductive material. It should be noted that the reverse fuse 16 of the present invention is formed by the step of forming the interlayer interconnection 24 and the interlayer interconnection 24 at the same time, that is, a plurality of layers are formed in the insulating layer 10 by the same exposure and development etching step. The trench is filled with conductive material in all the trenches. After the trench in the anti-fuse region 400 is filled with the conductive material, the anti-fuse 16 is formed, and the trench in the conductive connection region 200 is filled with the conductive material. That is, it becomes the inter-layer interconnection 24 . Thereafter, a conductive pad 22 is formed over the interlayer interconnect 24, in other words, the reverse fuse 16 is completed prior to the conductive pad 22.

如第2A圖所示,根據本發明之第一較佳實施例,進行一微影製程,於電路區200的導電墊22上形成第一微影開口26以及在逆熔絲區400的上方形成一個第二微影開口28,第一微影開口26在後續作為一導電墊開口26,此微影製程的原始功用只用來形成第一微影開口26使得導電墊22可經由導電墊開口26曝露出來,以連接銲球或是其它的導電線。然而,本發明另外利用此微影製程同時在逆熔絲區400中形成第二微影開口28,值得注意的是:由導電墊開口26曝露出導電墊22,而逆熔絲16還是埋入在絶緣層10中,更詳細來說第二微影開口28,是位在逆熔絲16的正上方且整個 第二微影開口28高於逆熔絲16,以利後續編程逆熔絲16。 As shown in FIG. 2A, in accordance with a first preferred embodiment of the present invention, a lithography process is performed to form a first lithography opening 26 on the conductive pad 22 of the circuit region 200 and over the reverse fuse region 400. A second lithography opening 28, which is subsequently used as a conductive pad opening 26, the original function of which is used to form only the first lithographic opening 26 such that the conductive pad 22 can pass through the conductive pad opening 26. Exposure to connect solder balls or other conductive wires. However, the present invention additionally utilizes this lithography process to simultaneously form the second lithography opening 28 in the reverse fuse region 400. It is noted that the conductive pad 22 is exposed by the conductive pad opening 26, and the reverse fuse 16 is still buried. In the insulating layer 10, in more detail, the second lithography opening 28 is located directly above the reverse fuse 16 and throughout The second lithography opening 28 is higher than the reverse fuse 16 to facilitate subsequent programming of the reverse fuse 16.

根據本發明之第二較佳實施例,請參考第2B圖,在前述微影製程時,可以只打開電路區200的開口,而不形成開口於逆熔絲區400中,也就是說第二較佳實施例只形成了電路區200的導電墊26開口。 According to the second preferred embodiment of the present invention, please refer to FIG. 2B. In the foregoing lithography process, only the opening of the circuit region 200 can be opened without forming an opening in the inverse fuse region 400, that is, the second. The preferred embodiment only forms the opening of the conductive pad 26 of the circuit region 200.

請由第2A圖接續第3A圖,在第一較佳實施例結束之後,進行雷射製程,利用雷射穿過第二微影開口28,移除第二微影開口28底部的絶緣層10並且移除部分的第一導體18和第二導體20,形成一雷射開口30,甚至雷射可以將第二微影開口28底部的絶緣層10移除至使雷射開口30之底部,低於整個逆熔絲16的程度,此時第一導體18和第二導體20各自的一邊緣181/201,剛好形成雷射開口30的部分側壁,換句話說第一導體18和第二導體20各自的邊緣181/201,由雷射開口30曝露出來,此時,第二微影開口28和雷射開口30共同組成一逆熔絲開口32,於本實施例中,逆熔絲開口32的截面較佳為矩形。 Please proceed to FIG. 3A from FIG. 2A. After the end of the first preferred embodiment, a laser process is performed to remove the insulating layer 10 at the bottom of the second lithography opening 28 by laser passing through the second lithography opening 28. And removing portions of the first conductor 18 and the second conductor 20 to form a laser opening 30, and even the laser can remove the insulating layer 10 at the bottom of the second lithography opening 28 to the bottom of the laser opening 30, low To the extent of the entire anti-fuse 16, at this point an edge 181/201 of each of the first conductor 18 and the second conductor 20, just a portion of the sidewall of the laser opening 30, in other words the first conductor 18 and the second conductor 20 The respective edges 181/201 are exposed by the laser opening 30. At this time, the second lithography opening 28 and the laser opening 30 together form an inverse fuse opening 32. In this embodiment, the reverse fuse opening 32 The cross section is preferably rectangular.

請由第2B圖接續第3A圖,若是經由第二較佳實施例,只有在電路區200形成了導電墊開口26的情況,在雷射製程時,則需完全利用雷射移除逆熔絲16的正上方的部分的絶緣層10,以形成一雷射開口32曝露出第一導體18和第二導體20各自的一邊緣181/201,同樣地,雷射會移除部分的第一導體18和第二導體20,於本實施例中,完成的雷射開口32則作為一逆熔絲開口32,逆熔絲開口32的截面較佳為矩形。 Please proceed to FIG. 3B from FIG. 2B. If the conductive pad opening 26 is formed in the circuit region 200 via the second preferred embodiment, the laser must be used to completely remove the anti-fuse during the laser process. a portion of the insulating layer 10 directly above the 16 to form a laser opening 32 exposing an edge 181/201 of each of the first conductor 18 and the second conductor 20, and similarly, the laser removes a portion of the first conductor 18 and the second conductor 20, in the present embodiment, the completed laser opening 32 acts as an inverse fuse opening 32, and the cross-section of the reverse fuse opening 32 is preferably rectangular.

請參閱第3A圖,根據本發明之第三較佳實施例,係同時利用微影製程蝕刻電路區200和逆熔絲區400的絶緣層10,並分別形成一第一微影開口26和一第三微影開口32,第三微影開口32即作為後續的逆熔絲開口 32,和第一較佳實施例不同的是:第三較佳實施例,所形成在逆熔絲區400的第三微影開口32其深度較第一較佳實施例的第二微影開口28深,更詳細地說,第三較佳實施例中的微影製程,不但蝕刻逆熔絲區400的絶緣層10,也蝕刻了部分的第一導體18和部分的第二導體20,所以在微影製程完成後,第一導體18和第二導體20各自的一邊緣181/201可以藉由逆熔絲開口32曝露出來,於本實施例中,完成的第一微影開口26作為一導電墊開口26,完成的第三微影開口32則作為一逆熔絲開口32,逆熔絲開口32的截面較佳為矩形。 Referring to FIG. 3A, in accordance with a third preferred embodiment of the present invention, the insulating layer 10 of the circuit region 200 and the anti-fuse region 400 is simultaneously etched by the lithography process, and a first lithography opening 26 and a film are respectively formed. The third lithography opening 32, the third lithography opening 32 serves as a subsequent reverse fuse opening 32. In contrast to the first preferred embodiment, in the third preferred embodiment, the third lithography opening 32 formed in the inverse fuse region 400 has a lower depth than the second lithography opening of the first preferred embodiment. 28, in more detail, the lithography process in the third preferred embodiment not only etches the insulating layer 10 of the reverse fuse region 400, but also etches part of the first conductor 18 and a portion of the second conductor 20, so After the lithography process is completed, an edge 181/201 of each of the first conductor 18 and the second conductor 20 can be exposed by the reverse fuse opening 32. In this embodiment, the completed first lithography opening 26 serves as a The conductive pad opening 26, the completed third lithography opening 32 acts as an inverse fuse opening 32, and the reverse fuse opening 32 preferably has a rectangular cross section.

另外,請參閱第3B圖,第3B圖為第3A圖的變化型,第3B圖和第3A圖不同之處在於,第3B圖中,不論是利用雷射製程或是微影製程,都只蝕刻絶緣層10,舉例而言,利用雷射蝕刻絶緣層10以形成逆熔絲開口32時,調控雷射的參數,讓雷射只蝕刻絶緣層10,當遇到第一導體18和第二導體20時,僅會移除第一導體18和第二導體20表面的絶緣層10,但不會損害到第一導體18和第二導體20。相似地,若是利用微影製程,形成逆熔絲開口32時,蝕刻劑只蝕刻絶緣層10,當遇到第一導體18和第二導體20時,則僅會移除第一導體18和第二導體20表面的絶緣層10,但不會損害到第一導體18和第二導體20。由於只會移除絶緣層10,所以最後的逆熔絲開口32之截面會形成一反立的酒瓶形。 In addition, please refer to FIG. 3B, FIG. 3B is a variation of FIG. 3A, and FIG. 3B and FIG. 3A are different in that, in FIG. 3B, whether using a laser process or a lithography process, only Etching the insulating layer 10, for example, by laser etching the insulating layer 10 to form the reverse fuse opening 32, adjusting the parameters of the laser, allowing the laser to etch only the insulating layer 10, when encountering the first conductor 18 and the second In the case of the conductor 20, only the insulating layer 10 on the surfaces of the first conductor 18 and the second conductor 20 is removed, but the first conductor 18 and the second conductor 20 are not damaged. Similarly, if the anti-fuse opening 32 is formed by the lithography process, the etchant etches only the insulating layer 10, and when the first conductor 18 and the second conductor 20 are encountered, only the first conductor 18 and the first The insulating layer 10 on the surface of the two conductors 20 does not damage the first conductor 18 and the second conductor 20. Since only the insulating layer 10 is removed, the cross section of the final reverse fuse opening 32 will form an inverted bottle shape.

下文接續以逆熔絲開口32之截面為矩形為例,繼續說明,但截面為反立的酒瓶形的情況也適用於下文的製程。請參閱第4圖,全面形成一凸塊底層金屬層34順應地覆蓋於絶緣層10表面、導電墊開口26和逆熔絲開口32上,此時導電墊開口26和逆熔絲開口32都未被填滿,其中凸塊底層金屬層34的材料可以為多層結構,其材料可以包含鈦、銅、鎢或是其它的導電材料。接著,形成一導電層,例如一金屬層36,覆蓋凸塊底層金屬層34表面, 並且填滿導電墊開口26和逆熔絲開口32,金屬層36可以為鈦、銅、鎢或是其它的導電材料。 The following is an example in which the cross section of the reverse fuse opening 32 is rectangular, and the description will be continued, but the case of the inverted bottle shape is also applicable to the following process. Referring to FIG. 4, a bump underlying metal layer 34 is formed over the surface of the insulating layer 10, the conductive pad opening 26 and the reverse fuse opening 32, and neither the conductive pad opening 26 nor the reverse fuse opening 32 is formed. The material of the under bump metal layer 34 may be a multi-layered structure, and the material may include titanium, copper, tungsten or other conductive materials. Next, a conductive layer, such as a metal layer 36, is formed to cover the surface of the underlying metal layer 34 of the bump. And filling the conductive pad opening 26 and the reverse fuse opening 32, the metal layer 36 may be titanium, copper, tungsten or other conductive material.

如第5A圖所示,圖案化金屬層36和凸塊底層金屬層34,移除逆熔絲開口32內部分的金屬層36和凸塊底層金屬層34,以及移除部分絶緣層10上表面的部分的金屬層36和凸塊底層金屬層34,在逆熔絲開口32的底部留下凸塊底層金屬層34,以及在導電墊開口26留下凸塊底層金屬層34和金屬層36。此時,在逆熔絲開口32中的凸塊底層金屬層34之截面呈現一矩形,且凸塊底層金屬層34電連結第一導體18和第二導體20曝露的邊緣181/201,因而導通逆熔絲16,另外在導電墊開口26中的金屬層36則可作為一銲球或是重新分配層(redistribution layer,RDL)導線、被動元件,而在導電墊開口26中的凸塊底層金屬層34,則作為緩衝層,至此本發明之逆熔絲結構40業已完成,值得注意的是:本實施例中,逆熔絲16完全僅靠凸塊底層金屬層34導通,逆熔絲開口32中除了逆熔絲16和凸塊底層金屬層34之外,沒有其它的導電材料。 As shown in FIG. 5A, the patterned metal layer 36 and the bump underlying metal layer 34 are removed from the metal layer 36 and the under bump metal layer 34 in the inner portion of the reverse fuse opening 32, and the upper surface of the portion of the insulating layer 10 is removed. A portion of the metal layer 36 and the bump underlayer metal layer 34 leave a bump underlayer metal layer 34 at the bottom of the reverse fuse opening 32 and a bump underlayer metal layer 34 and metal layer 36 at the conductive pad opening 26. At this time, the cross section of the under bump metal layer 34 in the anti-fuse opening 32 presents a rectangle, and the under bump metal layer 34 electrically connects the exposed edges 181/201 of the first conductor 18 and the second conductor 20, thereby turning on The anti-fuse 16 and the metal layer 36 in the conductive pad opening 26 can serve as a solder ball or redistribution layer (RDL) wire, a passive component, and a bump underlying metal in the conductive pad opening 26. The layer 34 is used as a buffer layer. Thus, the inverse fuse structure 40 of the present invention has been completed. It is worth noting that in the present embodiment, the reverse fuse 16 is completely turned on only by the under bump metal layer 34, and the reverse fuse opening 32 is provided. There are no other conductive materials except the reverse fuse 16 and the under bump metal layer 34.

另外,請參閱第5B圖,本實施例為本發明之逆熔絲結構40的另一實施態樣,和第5A圖不同的是:第5B圖中在逆熔絲開口32中的凸塊底層金屬層34之截面呈現一U形,換句話說,凸塊底層金屬層34不只位在逆熔絲開口32的底部,也位在逆熔絲開口32的側壁上。 In addition, referring to FIG. 5B, this embodiment is another embodiment of the inverse fuse structure 40 of the present invention, which is different from FIG. 5A in the bump bottom layer in the reverse fuse opening 32 in FIG. 5B. The cross section of the metal layer 34 assumes a U shape. In other words, the under bump metal layer 34 is located not only at the bottom of the reverse fuse opening 32 but also on the sidewall of the reverse fuse opening 32.

再者,請參閱第5C圖,本實施例為本發明之逆熔絲結構40的另一實施態樣,和第5A圖不同的是:第5C圖中在逆熔絲開口32中的凸塊底層金屬層34和金屬層36皆沒有被移除,也就是說逆熔絲16係藉由凸塊底層金屬層34和金屬層36導通。 Furthermore, referring to FIG. 5C, this embodiment is another embodiment of the reverse fuse structure 40 of the present invention, which is different from the 5A diagram: the bumps in the reverse fuse opening 32 in FIG. 5C. The underlying metal layer 34 and the metal layer 36 are not removed, that is, the anti-fuse 16 is electrically connected by the under bump metal layer 34 and the metal layer 36.

在經由本發明之逆熔絲編程方法將逆熔絲編程完成之後,本發明提供了以下的逆熔絲結構: After programming the inverse fuse through the inverse fuse programming method of the present invention, the present invention provides the following inverse fuse structure:

如第5A圖所示,根據本發明之一較佳實施例,逆熔絲結構40包含一逆熔絲16、一絶緣層10、一逆熔絲開口32設於絶緣層10中以及一凸塊底層金屬層34,其中絶緣層10可以為單層或是由多層材料所組成,例如由氧化矽、氮化矽或其它絶緣材料所成。根據本實施例,絶緣層10較佳為由氮化矽14為下層,氧化矽12為上層所構成,但不限於此,再者,逆熔絲16包含至少一第一導體18和一第二導體20,前述的逆熔絲開口32係位在第一導體18和第二導體20之間,並且第一導體18和第二導體20較佳為矩形的條狀金屬,彼此以最長的邊長互相平行排列,但不以上述為限,第一導體18和第二導體20,可以依據不同產品需求,有不同的形狀和排列方式,另外第一導體18和第二導體20可以為銅或是其它導電材料,但第一導體18和第二導體20的材料可以相同或相異。此外,第一導體18和第二導體20皆埋入於絶緣層10中,除了第一導體18和第二導體20各自的一邊緣181/201會由絶緣層10曝露出來。另外,凸塊底層金屬層34設置於逆熔絲開口32之底部,用於導通第一導體18和第二導體20,在本實施例中凸塊底層金屬層34的截面較佳為一矩形,且逆熔絲開口32的截面較佳為一矩形。值得注意的是:第一導體18和一第二導體20僅藉由凸塊底層金屬層34導通,逆熔絲開口32中除了逆熔絲16和凸塊底層金屬層34之外,沒有其它的導電材料。 As shown in FIG. 5A, in accordance with a preferred embodiment of the present invention, the inverse fuse structure 40 includes an inverse fuse 16, an insulating layer 10, an anti-fuse opening 32 disposed in the insulating layer 10, and a bump. The underlying metal layer 34, wherein the insulating layer 10 may be a single layer or composed of a plurality of layers of material, such as tantalum oxide, tantalum nitride or other insulating materials. According to the embodiment, the insulating layer 10 is preferably composed of tantalum nitride 14 as a lower layer and yttrium oxide 12 as an upper layer, but is not limited thereto. Further, the reverse fuse 16 includes at least one first conductor 18 and a second. The conductor 20, the aforementioned anti-fuse opening 32 is located between the first conductor 18 and the second conductor 20, and the first conductor 18 and the second conductor 20 are preferably rectangular strip-shaped metal with the longest side length of each other. Arranged in parallel with each other, but not limited to the above, the first conductor 18 and the second conductor 20 may have different shapes and arrangements according to different product requirements, and the first conductor 18 and the second conductor 20 may be copper or Other conductive materials, but the materials of the first conductor 18 and the second conductor 20 may be the same or different. Further, the first conductor 18 and the second conductor 20 are both buried in the insulating layer 10 except that an edge 181/201 of each of the first conductor 18 and the second conductor 20 is exposed by the insulating layer 10. In addition, the under bump metal layer 34 is disposed at the bottom of the anti-fuse opening 32 for conducting the first conductor 18 and the second conductor 20. In the embodiment, the cross-section metal layer 34 preferably has a rectangular cross section. And the cross section of the reverse fuse opening 32 is preferably a rectangle. It should be noted that the first conductor 18 and the second conductor 20 are only turned on by the under bump metal layer 34, and the reverse fuse opening 32 has no other than the reverse fuse 16 and the bump underlying metal layer 34. Conductive material.

請參閱第5B圖,第5B圖繪示的是本發明之另一逆熔絲結構40,第5B圖和第5A圖的差異在於:第5B圖的凸塊底層金屬層34之截面為一U形,相同地,於本實施例中,第一導體18和第二導體20亦僅藉由凸塊底層金屬層34導通,其它的元件位置及材料皆大致與第5A圖中相同,在此不再贅述。 Referring to FIG. 5B, FIG. 5B illustrates another reverse fuse structure 40 of the present invention. The difference between FIG. 5B and FIG. 5A is that the bump bottom metal layer 34 of FIG. 5B has a U-section. Similarly, in the present embodiment, the first conductor 18 and the second conductor 20 are also electrically connected only by the bump underlying metal layer 34. The other component positions and materials are substantially the same as those in FIG. 5A. Let me repeat.

請參閱第5C圖,第5C圖繪示的是本發明之另一逆熔絲結構40,第5C圖和第5A圖的差異在於:第5C圖的凸塊底層金屬層34順應地覆蓋在逆熔絲開口32的側壁以及底部,並且延伸到絶緣層10之上表面,因此,第一導體18和第二導體20的邊緣181/201皆不會曝露出來。此外,一金屬層36填入逆熔絲開口32,覆蓋凸塊底層金屬層34,更詳細地說,凸塊底層金屬層34和金屬層36共同填滿逆熔絲開口32。 Referring to FIG. 5C, FIG. 5C illustrates another reverse fuse structure 40 of the present invention. The difference between FIG. 5C and FIG. 5A is that the bump underlying metal layer 34 of FIG. 5C conformally covers the inverse The side walls and the bottom of the fuse opening 32 extend to the upper surface of the insulating layer 10, so that the edges 1810/201 of the first conductor 18 and the second conductor 20 are not exposed. In addition, a metal layer 36 is filled in the anti-fuse opening 32 to cover the under bump metal layer 34. More specifically, the bump underlying metal layer 34 and the metal layer 36 collectively fill the anti-fuse opening 32.

請參閱第5D圖,第5D圖繪示的是本發明之另一逆熔絲結構40,第5D圖和第5A圖的差異在於:第5D圖中的逆熔絲開口32之截面為倒立的酒瓶形,其它的元件位置及材料皆大致與第5A圖中相同,在此不再贅述。 Referring to FIG. 5D, FIG. 5D illustrates another reverse fuse structure 40 of the present invention. The difference between FIG. 5D and FIG. 5A is that the cross-fuse opening 32 in FIG. 5D has an inverted cross section. The shape of the bottle, the other component positions and materials are substantially the same as those in Figure 5A, and will not be described here.

本發明揭露的編程逆熔絲的方法之優點在於:在第一較佳實施例中,先利用微影製程在蝕刻導電墊開口26時,同時蝕刻出第二微影開口28,之後可視晶片上的其餘電路損壞情況,決定是否要利用雷射繼續沿著第二微影開口28向下蝕刻,舉例而言,若是需要用第二微影開口28下方的逆熔絲16修補電路時,則可用雷射移除第二微影開口28下方的絶緣層10來編程逆熔絲16。由於使用雷射打開逆熔絲開口32,所以每片晶片都可視不同需求,用雷射打開不同位置的逆熔絲開口32,此外,因為已經用微影製程形成部分的逆熔絲開口32,因此,後續使用雷射時,則不會耗費太多能源。而一般製程大多使用設計好的光罩圖案,將逆熔絲開口打開,因此每片晶片都會被打開相同位置的逆熔絲開口,之後再將不需用到的開口填上。 An advantage of the method of programming an anti-fuse disclosed in the present invention is that, in the first preferred embodiment, the second lithography opening 28 is simultaneously etched while etching the conductive pad opening 26 by a lithography process, and then visible on the wafer. The remaining circuit damage condition determines whether or not to continue etching down the second lithography opening 28 using the laser. For example, if the reverse fuse 16 under the second lithography opening 28 is required to repair the circuit, then The laser removes the insulating layer 10 under the second lithography opening 28 to program the reverse fuse 16. Since the reverse fuse opening 32 is opened using a laser, each wafer can be opened to different positions of the reverse fuse opening 32 by laser, and further, since a portion of the reverse fuse opening 32 has been formed by the lithography process, Therefore, when the laser is used subsequently, it does not consume too much energy. In the general process, most of the masks are designed to open the reverse fuse opening, so each wafer is opened with the same position of the reverse fuse opening, and then the unused openings are filled.

在第二較佳實施例中,則是完全利用雷射打開逆熔絲開口32,同樣地具有可視不同需求,用雷射打開不同位置的逆熔絲開口32之優點。 In the second preferred embodiment, the reverse fuse opening 32 is fully utilized by the laser, again having the advantage of opening the reverse fuse opening 32 at different locations with a different visual need.

在第三較佳實施例中,利用微影製程在蝕刻導電墊開口26時,同時蝕刻出逆熔絲開口32,此製程適用於設定制式的電路,大量生產,舉例而言,在主要電路都完成之後,依不同的客戶需求,利用微影製程統一將其它適當的電路連接或斷路,即可設定出客制化晶片。 In the third preferred embodiment, the reverse fuse opening 32 is simultaneously etched while etching the conductive pad opening 26 by the lithography process. This process is suitable for setting the circuit of the standard, mass production, for example, in the main circuit After the completion, the customized wafer can be set up by connecting or disconnecting other suitable circuits according to different customer requirements by using the lithography process.

10‧‧‧絶緣層 10‧‧‧Insulation

12‧‧‧氮化矽 12‧‧‧ nitride

14‧‧‧氧化矽 14‧‧‧Oxide

16‧‧‧逆熔絲 16‧‧‧Anti-fuse

18‧‧‧第一導體 18‧‧‧First conductor

20‧‧‧第二導體 20‧‧‧second conductor

22‧‧‧導電墊 22‧‧‧Electrical mat

24‧‧‧層間內連線 24‧‧‧Inter-layer connection

26‧‧‧導電墊開口 26‧‧‧Electrical pad opening

32‧‧‧逆熔絲開口 32‧‧‧Reverse fuse opening

34‧‧‧凸塊底層金屬層 34‧‧‧Bump metal layer

36‧‧‧金屬層 36‧‧‧metal layer

40‧‧‧逆熔絲結構 40‧‧‧Anti-fuse structure

181‧‧‧邊緣 181‧‧‧ edge

201‧‧‧邊緣 201‧‧‧ edge

200‧‧‧電路區 200‧‧‧ circuit area

400‧‧‧逆熔絲區 400‧‧‧Anti-fuse zone

Claims (20)

一種編程逆熔絲的方法,包含:提供一絶緣層包含一逆熔絲區,一逆熔絲埋入於該絶緣層的逆熔絲區內,該逆熔絲包含至少一第一導體和一第二導體;利用雷射移除部分之該絶緣層以於該絶緣層中形成一逆熔絲開口,並且藉由該逆熔絲開口曝露出部分之該第一導體和部分之該第二導體;以及形成一凸塊底層金屬層於該逆熔絲開口中以電連結該第一導體和該第二導體。 A method of programming an anti-fuse, comprising: providing an insulating layer comprising an anti-fuse region, an anti-fuse embedded in an anti-fuse region of the insulating layer, the anti-fuse comprising at least a first conductor and a a second conductor; removing the insulating layer from the portion by laser to form an anti-fuse opening in the insulating layer, and exposing a portion of the first conductor and a portion of the second conductor through the anti-fuse opening And forming a bump underlayer metal layer in the anti-fuse opening to electrically connect the first conductor and the second conductor. 如請求項1所述之編程逆熔絲的方法,其中雷射只移除該絶緣層,使得該逆熔絲開口之截面呈一倒立的酒瓶形。 A method of programming an anti-fuse as described in claim 1, wherein the laser removes only the insulating layer such that the cross-section of the anti-fuse opening is in the shape of an inverted wine bottle. 如請求項1所述之編程逆熔絲的方法,其中雷射同時移除部分之該絶緣層和部分的該第一導體和部分的該第二導體,使得該逆熔絲開口之截面呈一矩形。 The method of programming an anti-fuse according to claim 1, wherein the laser simultaneously removes a portion of the insulating layer and a portion of the first conductor and a portion of the second conductor such that a cross section of the reverse fuse opening is one rectangle. 如請求項1所述之編程逆熔絲的方法,其中該凸塊底層金屬層只位在該逆熔絲開口之底部,並且該凸塊底層金屬層之截面呈一矩形。 The method of programming an anti-fuse according to claim 1, wherein the under bump metal layer is located only at the bottom of the anti-fuse opening, and the bump underlying metal layer has a rectangular cross section. 如請求項1所述之編程逆熔絲的方法,其中該凸塊底層金屬層位在該逆熔絲開口之底部和側壁,並且該凸塊底層金屬層之截面呈一U形。 The method of programming an anti-fuse according to claim 1, wherein the under bump metal layer is located at a bottom and a sidewall of the anti-fuse opening, and the bump underlying metal layer has a U-shaped cross section. 如請求項1所述之編程逆熔絲的方法,其中該絶緣層另包含一電路區,一導電墊設置於該絶緣層中且該導電墊電連結一組層間內連線,並且在以雷射移除該絶緣層之前,利用一微影製程移除位在該電路區內的部分之該 絶緣層,以形成一導電墊開口,且該導電墊由該導電墊開口曝露出來。 The method of programming an anti-fuse according to claim 1, wherein the insulating layer further comprises a circuit region, a conductive pad is disposed in the insulating layer, and the conductive pad electrically connects a set of interlayer interconnections, and Removing the portion of the circuit region by a lithography process before removing the insulating layer An insulating layer is formed to form a conductive pad opening, and the conductive pad is exposed by the conductive pad opening. 如請求項6所述之編程逆熔絲的方法,另包含:在進行該微影製程時,同時移除位在該逆熔絲區內的該逆熔絲正上方的部分之該絶緣層,以形成一微影開口位在該逆熔絲上方,但在該部分之絶緣層移除後,依然維持該逆熔絲埋入在該絶緣層中。 The method of programming an anti-fuse according to claim 6, further comprising: simultaneously removing the insulating layer located at a portion directly above the anti-fuse in the anti-fuse region during the lithography process, A lithography opening is formed over the anti-fuse, but after the insulating layer of the portion is removed, the anti-fuse is maintained in the insulating layer. 如請求項6所述之編程逆熔絲的方法,其中當形成該凸塊底層金屬層於該逆熔絲開口中時,該凸塊底層金屬層亦順應地形成於該導電墊開口中。 The method of programming an anti-fuse according to claim 6, wherein when the under bump metal layer is formed in the anti-fuse opening, the under bump metal layer is also conformally formed in the conductive pad opening. 如請求項8所述之編程逆熔絲的方法,另包含在形成該凸塊底層金屬層之後,形成一導電層於該導電墊開口以及該逆熔絲開口中。 The method of programming an anti-fuse according to claim 8, further comprising forming a conductive layer in the conductive pad opening and the anti-fuse opening after forming the under bump metal layer. 一種編程逆熔絲的方法,包含:提供一絶緣層包含一逆熔絲區和一電路區,一逆熔絲埋入於該絶緣層的該逆熔絲區內,該逆熔絲包含至少一第一導體和一第二導體,一導電墊埋入於該絶緣層的該電路區內,該導電墊電連結一組層間內連線;進行一微影製程移除位在該電路區和該逆熔絲區的部分之絶緣層,以形成一導電墊開口曝露出該導電墊,並且形成一微影開口於該逆熔絲上方;利用雷射移除該微影開口下方的部分之該絶緣層,以形成一雷射開口由該微影開口下方延伸,並使得部分的該第一導體和部分的該第二導體由該雷射開口曝露出來,其中該雷射開口和該微影開口組成一逆熔絲開口;以及形成一凸塊底層金屬層於該逆熔絲開口和該導電墊開口,且在該雷射開口中的該凸塊底層金屬層電連結該第一導體和該第二導體。 A method of programming an anti-fuse, comprising: providing an insulating layer comprising an anti-fuse region and a circuit region, an anti-fuse embedded in the anti-fuse region of the insulating layer, the anti-fuse comprising at least one a first conductor and a second conductor, a conductive pad buried in the circuit region of the insulating layer, the conductive pad electrically connecting a set of interlayer interconnections; performing a lithography process to remove the bit in the circuit region and the Extending a portion of the insulating layer of the fuse region to form a conductive pad opening to expose the conductive pad, and forming a lithography opening over the reverse fuse; removing the portion of the underlying portion of the lithographic opening by using a laser a layer to form a laser opening extending below the lithographic opening and causing a portion of the first conductor and a portion of the second conductor to be exposed by the laser opening, wherein the laser opening and the lithographic opening comprise An anti-fuse opening; and forming a bump underlayer metal layer on the anti-fuse opening and the conductive pad opening, and the under bump metal layer in the laser opening electrically connects the first conductor and the second conductor. 如請求項10所述之編程逆熔絲的方法,其中雷射只移除部分之該絶緣 層,使得該逆熔絲開口之截面呈一倒立的酒瓶形。 A method of programming an anti-fuse as described in claim 10, wherein the laser removes only a portion of the insulation The layer is such that the cross section of the reverse fuse opening is in the shape of an inverted wine bottle. 如請求項10所述之編程逆熔絲的方法,其中雷射同時移除部分之該絶緣層、部分的該第一導體和部分的該第二導體,使得該逆熔絲開口之截面呈一矩形。 The method of programming an anti-fuse according to claim 10, wherein the laser simultaneously removes a portion of the insulating layer, a portion of the first conductor, and a portion of the second conductor such that a cross section of the reverse fuse opening is one rectangle. 如請求項10所述之編程逆熔絲的方法,其中該凸塊底層金屬層只位在該逆熔絲開口之底部,並且該凸塊底層金屬層之截面呈一矩形。 The method of programming an anti-fuse according to claim 10, wherein the under bump metal layer is located only at the bottom of the anti-fuse opening, and the bump underlying metal layer has a rectangular cross section. 如請求項10所述之編程逆熔絲的方法,其中該凸塊底層金屬層位在該逆熔絲開口之底部和側壁,並且該凸塊底層金屬層之截面呈一U形。 The method of programming an anti-fuse according to claim 10, wherein the under bump metal layer is located at a bottom and a sidewall of the anti-fuse opening, and the bump underlying metal layer has a U-shaped cross section. 如請求項10所述之編程逆熔絲的方法,另包含在形成該凸塊底層金屬層之後,形成一導電層於該導電墊開口以及該逆熔絲開口中。 The method of programming an anti-fuse according to claim 10, further comprising forming a conductive layer in the conductive pad opening and the anti-fuse opening after forming the under bump metal layer. 一種逆熔絲結構,包含:一逆熔絲設置於一絶緣層中,其中該逆熔絲包含至少一第一導體和一第二導體;一逆熔絲開口設置於該第一導體和該第二導體之間,該第一導體的一第一邊緣和該第二導體的一第二邊緣藉由該逆熔絲開口曝露出來;以及一凸塊底層金屬層設於該逆熔絲開口中,以電連結該第一邊緣和和該第二邊緣,其中該第一導體和該第二導體僅藉由該凸塊底層金屬層電連結。 An anti-fuse structure, comprising: an anti-fuse disposed in an insulating layer, wherein the anti-fuse comprises at least a first conductor and a second conductor; an anti-fuse opening is disposed on the first conductor and the first Between the two conductors, a first edge of the first conductor and a second edge of the second conductor are exposed by the reverse fuse opening; and a bump bottom metal layer is disposed in the reverse fuse opening The first edge and the second edge are electrically connected, wherein the first conductor and the second conductor are electrically connected only by the underlying metal layer of the bump. 如請求項16所述之逆熔絲結構,其中該第一導體和該第二導體皆為矩形的條狀金屬,且彼此平行排列。 The anti-fuse structure of claim 16, wherein the first conductor and the second conductor are each a strip of strip metal and are arranged in parallel with each other. 如請求項16所述之逆熔絲結構,其中該逆熔絲開口之截面呈一矩形或一倒立的酒瓶形。 The anti-fuse structure of claim 16, wherein the cross-fuse opening has a rectangular or inverted wine bottle shape. 如請求項16所述之逆熔絲結構,其中該凸塊底層金屬層只位在該逆熔絲開口之底部,並且該凸塊底層金屬層之截面呈一矩形。 The anti-fuse structure of claim 16, wherein the under bump metal layer is located only at the bottom of the anti-fuse opening, and the bump underlying metal layer has a rectangular cross section. 如請求項16所述之編程逆熔絲的方法,其中該凸塊底層金屬層位在該逆熔絲開口之底部和側壁,並且該凸塊底層金屬層之截面呈一U形。 The method of programming an anti-fuse according to claim 16, wherein the under bump metal layer is located at a bottom and a sidewall of the anti-fuse opening, and the bump underlying metal layer has a U-shaped cross section.
TW102111519A 2013-03-29 2013-03-29 Anti-fuse structure and programming method thereof TWI575703B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW102111519A TWI575703B (en) 2013-03-29 2013-03-29 Anti-fuse structure and programming method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102111519A TWI575703B (en) 2013-03-29 2013-03-29 Anti-fuse structure and programming method thereof

Publications (2)

Publication Number Publication Date
TW201438183A true TW201438183A (en) 2014-10-01
TWI575703B TWI575703B (en) 2017-03-21

Family

ID=52113463

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102111519A TWI575703B (en) 2013-03-29 2013-03-29 Anti-fuse structure and programming method thereof

Country Status (1)

Country Link
TW (1) TWI575703B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI649848B (en) * 2014-12-26 2019-02-01 聯華電子股份有限公司 Semiconductor structure with ubm layer and method of fabricating the same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6515343B1 (en) * 1998-11-19 2003-02-04 Quicklogic Corporation Metal-to-metal antifuse with non-conductive diffusion barrier
US6458630B1 (en) * 1999-10-14 2002-10-01 International Business Machines Corporation Antifuse for use with low k dielectric foam insulators
DE10349749B3 (en) * 2003-10-23 2005-05-25 Infineon Technologies Ag Anti-fuse connection for integrated circuits and method for producing anti-fuse connections

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI649848B (en) * 2014-12-26 2019-02-01 聯華電子股份有限公司 Semiconductor structure with ubm layer and method of fabricating the same

Also Published As

Publication number Publication date
TWI575703B (en) 2017-03-21

Similar Documents

Publication Publication Date Title
US10522469B2 (en) Split rail structures located in adjacent metal layers
US10861742B2 (en) Interconnect structure having an etch stop layer over conductive lines
US9343659B1 (en) Embedded magnetoresistive random access memory (MRAM) integration with top contacts
CN104319258B (en) A kind of silicon perforation technique
KR101993854B1 (en) Antifuse of semiconductor device, module and system having the semiconductor device and manufacturing method for the antifuse
US20150076665A1 (en) Alignment mark structure
US9524924B2 (en) Dielectric cover for a through silicon via
JP3685722B2 (en) Semiconductor device and manufacturing method thereof
US8884398B2 (en) Anti-fuse structure and programming method thereof
CN108257934B (en) Method for manufacturing welding pad opening and fuse welding opening and welding pad opening structure
TWI575703B (en) Anti-fuse structure and programming method thereof
US20220328755A1 (en) Semiconductor device and manufacturing method thereof
US11387167B2 (en) Semiconductor structure and manufacturing method for the same
KR101997155B1 (en) Method of manufacturing a semiconductor device
KR20120103982A (en) Fuse pattern and method for manufacturing the same
US20210143056A1 (en) Spacer-based conductor cut
US9786595B1 (en) Antifuse having comb-like top electrode
US20160343719A1 (en) Interposers for integrated circuits with one-time programming and methods for manufacturing the same
TWI559414B (en) Through substrate via process
TWI666756B (en) An electrical fuse and making method thereof
KR100628220B1 (en) Method for Fabricating Contact of Semiconductor Device
KR100861305B1 (en) Method of manufacturing semiconductor device
KR101128896B1 (en) Anti-fuse of semiconductor device and method for manufacturing the same
JP2008053458A (en) Method for designing semiconductor device
KR20070030428A (en) Method of filling a opening in a semiconductor device