TW201404909A - Zinc oxide-based sputtering target, method of manufacturing the same, thin-film transistor having barrier layer deposited using the same, and method of manufacturing the thin-film transistor - Google Patents

Zinc oxide-based sputtering target, method of manufacturing the same, thin-film transistor having barrier layer deposited using the same, and method of manufacturing the thin-film transistor Download PDF

Info

Publication number
TW201404909A
TW201404909A TW102122557A TW102122557A TW201404909A TW 201404909 A TW201404909 A TW 201404909A TW 102122557 A TW102122557 A TW 102122557A TW 102122557 A TW102122557 A TW 102122557A TW 201404909 A TW201404909 A TW 201404909A
Authority
TW
Taiwan
Prior art keywords
zinc oxide
sputtering target
barrier layer
based sputtering
oxide
Prior art date
Application number
TW102122557A
Other languages
Chinese (zh)
Inventor
Jae-Woo Park
Dong-Jo Kim
Do-Hyun Kim
Woo-Seok Jeon
Ju-Ok Park
In-Sung Sohn
Sang-Won Yoon
Gun-Hyo Lee
Yong-Jin Lee
Yoong-Yu Lee
Original Assignee
Samsung Corning Prec Mat Co
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Corning Prec Mat Co, Samsung Display Co Ltd filed Critical Samsung Corning Prec Mat Co
Publication of TW201404909A publication Critical patent/TW201404909A/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02551Group 12/16 materials
    • H01L21/02554Oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02631Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Physical Vapour Deposition (AREA)
  • Thin Film Transistor (AREA)

Abstract

The present invention disclose a zinc oxide (ZnO)-based sputtering target, a method of manufacturing the same, a thin-film transistor (TFT) having a barrier layer deposited using the same, and a method of manufacturing the thin-film transistor. The zinc oxide-based sputtering target includes a sinter containing zinc oxide doped with gallium oxide, the content of the gallium oxide ranging, by weight, from 10 to 50 percent of the sinter, and a backing plate bonded to the rear surface of the sinter to support the sinter. The zinc oxide-based sputtering target can be subjected to direct current (DC) sputtering, and improve the contact and etching characteristics of a barrier layer that is deposited using the same.

Description

氧化鋅系濺鍍靶、其製造方法、具有使用其沉積之阻絕層之薄膜電晶體、以及製造薄膜電晶體之方法Zinc oxide sputtering target, method for producing the same, thin film transistor having a barrier layer deposited thereon, and method for manufacturing thin film transistor

相關申請案之交互參照Cross-references to related applications

本申請案主張於2012年6月26日及2012年12月28日所申請之韓國專利申請號10-2012-0068354 及10-2012-0155995之優先權,其整體內容係於此納入於所有目的上作為參考。 The priority of Korean Patent Application No. 10-2012-0068354 and 10-2012-0155995 filed on June 26, 2012, and December 28, 2012, the entire contents of which is incorporated herein by reference. As a reference.

本發明關於一種氧化鋅(ZnO)系濺鍍靶、其製造方法、具有使用其所沉積之阻絕層之薄膜電晶體、以及製造此薄膜電晶體之方法,且更具體來說,係為一種可經直流(DC)濺鍍且改善使用其所沉積之阻絕層之接觸及蝕刻特性之氧化鋅系濺鍍靶、其製造方法、具有使用其沉積之阻絕層之薄膜電晶體、以及製造薄膜電晶體之方法。 The present invention relates to a zinc oxide (ZnO)-based sputtering target, a method of manufacturing the same, a thin film transistor having a barrier layer deposited thereon, and a method of manufacturing the thin film transistor, and more specifically, a A zinc oxide-based sputtering target that is subjected to direct current (DC) sputtering and improves the contact and etching characteristics of the barrier layer deposited thereon, a method of manufacturing the same, a thin film transistor having a barrier layer using the deposition thereof, and a thin film transistor The method.

液晶顯示器(LCD)或電致發光顯示器(EL)具有較為優異之顯示性能且消耗較少功率。因此,液晶顯示器或電致發光顯示器廣泛用於行動電話、個人電腦(PC)、文字處理器、電視等之顯示裝置。此些顯示器使用電晶體亦即由精細圖樣所形成之薄膜電晶體(TFT)來操作。薄膜電晶體之精細圖樣藉著使用各種沉積方法接續蝕刻而由不同材料形成薄膜而獲得。此些精細圖樣分隔成閘極電極、源極電極、及汲極電極。當Al、Mo等用於作為電極材料時,需要具有較高電性傳導性之材料來作為具有較高解析度之顯示器以實現較高之影像品質。作為手段,在金屬材料中具有高電性傳導性且便宜之Cu作為電極材料而備受矚目。使用Cu作為電極材料之研究藉著研究組織及公司而執行。 A liquid crystal display (LCD) or an electroluminescent display (EL) has superior display performance and consumes less power. Therefore, liquid crystal displays or electroluminescent displays are widely used in display devices for mobile phones, personal computers (PCs), word processors, televisions, and the like. Such displays operate using a transistor, that is, a thin film transistor (TFT) formed of a fine pattern. The fine pattern of the thin film transistor is obtained by forming a film from different materials by successive etching using various deposition methods. These fine patterns are separated into a gate electrode, a source electrode, and a drain electrode. When Al, Mo, or the like is used as an electrode material, a material having high electrical conductivity is required as a display having a higher resolution to achieve higher image quality. As a means, Cu which has high electrical conductivity in a metal material and is inexpensive as an electrode material has been attracting attention. The use of Cu as an electrode material was performed by research organizations and companies.

由於Cu電極具有較為優異之電性傳導性,其可在比其他電極薄時實現均勻特性。因此其可減少處理之節拍時間(tact time),從而減少製造成本。此外,Cu電極適用於需要高電性傳導性之高規格產品。 Since the Cu electrode has excellent electrical conductivity, it can achieve uniform characteristics when it is thinner than other electrodes. Therefore, it can reduce the tact time of processing, thereby reducing manufacturing costs. In addition, the Cu electrode is suitable for high-profile products that require high electrical conductivity.

然而,Cu電極之Cu可能會擴散到由其他材料所製成之上層或下層中,或由於其具有良好反應性而與此些其他材料反應。此時常劣化了薄膜電晶體之性能而為有問題的。特別是,在沉積被認為是源極電極及汲極電極上之鈍化層(passivation)之保護層期間,Cu可能會氧化,從而劣化了介於Cu與保護層之間之接觸。所以保護層可能會剝離或薄膜電晶體之性能可能會劣化而為有問題的。 However, Cu of the Cu electrode may diffuse into the upper layer or the lower layer made of other materials, or may react with such other materials due to its good reactivity. At this time, the performance of the thin film transistor is often deteriorated and is problematic. In particular, during the deposition of a protective layer which is considered to be a passivation on the source electrode and the drain electrode, Cu may oxidize, thereby deteriorating the contact between the Cu and the protective layer. Therefore, the protective layer may be peeled off or the performance of the thin film transistor may be deteriorated and is problematic.

因此,便使得在圖樣化Cu以形成Cu電極之蝕刻製程中毋需增加額外製程下可被蝕刻且減少Cu擴散進入或與其他層反應之阻絕層之引進就更為重要。 Therefore, it is more important to introduce a barrier layer which can be etched and reduce the diffusion of Cu into or react with other layers in an etching process for patterning Cu to form a Cu electrode.

揭露於本發明之背景章節之資訊僅提供用於更容易了解本發明之背景,且不應作為任何應許(acknowledgment)或任何形式建議說此資訊形成為所屬技術領域具有通常知識者所習知之先前技術。 The information disclosed in the Background section of the present invention is provided only for a better understanding of the background of the present invention and should not be construed as an acknowledgment or any form of suggestion that such information is formed prior to those of ordinary skill in the art. technology.

相關領域文檔Related field documentation

專利文檔1:韓國專利申請案號2010-0107571 (2010年10月6日) Patent Document 1: Korean Patent Application No. 2010-0107571 (October 6, 2010)

本發明之各種態樣提供一種可經直流(DC)濺鍍且改善使用其所沉積之阻絕層之接觸及蝕刻特性之氧化鋅(ZnO)系濺鍍靶、其製造方法、具有使用其沉積之阻絕層之薄膜電晶體、以及製造薄膜電晶體之方法。 Various aspects of the present invention provide a zinc oxide (ZnO)-based sputtering target that can be subjected to direct current (DC) sputtering and improve contact and etching characteristics of a barrier layer deposited using the same, a method of manufacturing the same, and a deposition method using the same A thin film transistor of a barrier layer, and a method of manufacturing a thin film transistor.

在本發明之一態樣中,提出一種氧化鋅系濺鍍靶包含:包含摻雜有氧化鎵之氧化鋅之燒結物,氧化鎵之含量介於燒結物之10至50重量百分比;以及接合至燒結物之背表面以支持燒結物之背板。 In one aspect of the present invention, a zinc oxide-based sputtering target includes: a sintered body comprising zinc oxide doped with gallium oxide, the content of gallium oxide being 10 to 50% by weight of the sintered body; and bonding to The back surface of the sinter is supported to support the backing of the sinter.

根據本發明之實施例,氧化鋅系濺鍍靶之電阻可為100 Ω·㎝或少於100 Ω·㎝。 According to an embodiment of the present invention, the resistance of the zinc oxide-based sputtering target may be 100 Ω·cm or less than 100 Ω·cm.

氧化鋅系濺鍍靶可為可經直流(DC)濺鍍之標靶。 The zinc oxide-based sputtering target can be a target that can be subjected to direct current (DC) sputtering.

在DC濺鍍期間所施加之功率強度可介於0.1至8 W/cm2The power applied during DC sputtering can be between 0.1 and 8 W/cm 2 .

氧化鋅系濺鍍靶之密度可為5.3 g/cm3或大於5.3 g/cm3The zinc oxide-based sputtering target may have a density of 5.3 g/cm 3 or more than 5.3 g/cm 3 .

氧化鎵之集合體在燒結物中可以1 µm或小於1 µm之大小分佈。 The aggregate of gallium oxide may be distributed in the sintered body in a size of 1 μm or less.

燒結物可包含選自第III族元素及第IV族元素之至少之一。 The sinter may comprise at least one selected from the group consisting of a Group III element and a Group IV element.

在本發明之另一態樣中,提出一種製造包含電極及氧化半導體層之薄膜電晶體之方法。方法包含使用上述氧化鋅系濺鍍靶來沉積阻絕層於電極與氧化半導體層之間之步驟。 In another aspect of the invention, a method of fabricating a thin film transistor comprising an electrode and an oxidized semiconductor layer is provided. The method includes the step of depositing a barrier layer between the electrode and the oxidized semiconductor layer using the above zinc oxide-based sputtering target.

根據本發明之實施例,阻絕層可具有結晶大小介於10至5000 Å。 According to an embodiment of the invention, the barrier layer may have a crystal size between 10 and 5000 Å.

阻絕層可沉積為介於30至50nm之厚度。 The barrier layer can be deposited to a thickness of between 30 and 50 nm.

阻絕層之電阻可介於100至1X10-4 Ω·cm。The resistance of the barrier layer can range from 100 to 1 x 10 -4 Ω·cm.

電極可由Cu製成。 The electrode can be made of Cu.

在本發明之更一態樣中,提出一種製造氧化鋅系濺鍍靶之方法。此方法包含下列步驟:藉著加入氧化鎵至氧化鋅來製備漿料,氧化鎵之含量介於漿料之10至50重量百分比;藉著乾燥漿料來形成粒狀粉末;將粒狀粉末塑形為團塊;以及燒結團塊為燒結物。 In a further aspect of the invention, a method of making a zinc oxide based sputtering target is presented. The method comprises the steps of: preparing a slurry by adding gallium oxide to zinc oxide, the content of gallium oxide being between 10 and 50% by weight of the slurry; forming a granular powder by drying the slurry; molding the granular powder Formed as agglomerates; and the sintered agglomerates are sintered.

根據本發明之實施例,製備漿料之步驟可包含混合氧化鎵與蒸餾水及第一分散劑之混合溶液接著濕磨的第一分散步驟;以及藉著混合由第一分散步驟所生成之懸浮液與第二分散劑及氧化鋅接著濕磨來形成漿料之第二分散步驟。 According to an embodiment of the present invention, the step of preparing a slurry may include a first dispersion step of mixing a mixed solution of gallium oxide with distilled water and a first dispersant followed by wet grinding; and mixing the suspension generated by the first dispersion step A second dispersion step of forming a slurry with the second dispersant and zinc oxide followed by wet milling.

第一分散步驟可執行濕磨以使得氧化鎵之平均粒子尺寸介於0.2至0.6µm。 The first dispersion step may be performed by wet milling such that the average particle size of the gallium oxide is between 0.2 and 0.6 μm.

第一分散步驟可以介於氧化鎵之0.1至2重量百分比之含量加入第一分散劑。 The first dispersion step may be added to the first dispersant in an amount of from 0.1 to 2 weight percent of the gallium oxide.

第二分散步驟可以介於氧化鋅之0.3至2.5重量百分比之含量加入第二分散劑。 The second dispersion step may be added to the second dispersant in an amount of from 0.3 to 2.5 weight percent of the zinc oxide.

可控制第二分散步驟以使得漿料之平均粒子尺寸介於0.1至0.5µm。 The second dispersion step can be controlled such that the average particle size of the slurry is between 0.1 and 0.5 μm.

製備漿料之步驟可更包含加入黏結劑至漿料。 The step of preparing the slurry may further comprise adding a binder to the slurry.

燒結團塊之步驟可包含在介於1400至1600°C之溫度下於空氣或氧氣環境中燒結團塊。 The step of sintering the agglomerates may comprise sintering the agglomerates in an air or oxygen environment at a temperature between 1400 and 1600 °C.

在本發明之再一態樣中,提出一種包含電極、阻絕層及氧化半導體層之薄膜電晶體。阻絕層設置於電極與氧化半導體層之間,且包含摻雜有氧化鎵之氧化鋅,氧化鎵之含量介於阻絕層之5至40重量百分比。 In still another aspect of the present invention, a thin film transistor including an electrode, a barrier layer, and an oxidized semiconductor layer is proposed. The barrier layer is disposed between the electrode and the oxidized semiconductor layer, and comprises zinc oxide doped with gallium oxide, and the content of gallium oxide is 5 to 40% by weight of the barrier layer.

根據本發明之實施例,可藉著將氧化鋅摻雜氧化鎵來製造可穩靠地經DC濺鍍之高密度氧化鋅系濺鍍靶。 According to an embodiment of the present invention, a high-density zinc oxide-based sputtering target that can be stably DC-sputtered can be fabricated by doping zinc oxide with gallium oxide.

此外,在製造薄膜電晶體期間,當以SiOx為基礎之氧化保護層使用濺鍍靶沉積於可由Cu所製成之閘極電極、源極電極及汲極電極時,其可藉著形成阻絕層而避免CuOx形成,從而改善介於Cu電極與保護層之間之接觸特性。應用於顯示器但具有高穿透率之阻絕層可沉積於Cu電極上,亦即形成於Cu電極與氧化保護層之間。In addition, during the fabrication of the thin film transistor, when the SiO x -based oxide protective layer is deposited on the gate electrode, the source electrode and the drain electrode which can be made of Cu using a sputtering target, it can be formed by blocking The layer avoids CuO x formation, thereby improving the contact characteristics between the Cu electrode and the protective layer. A barrier layer applied to the display but having a high transmittance can be deposited on the Cu electrode, that is, between the Cu electrode and the oxidized protective layer.

更進一步,其可使用氧化鋅系濺鍍靶來沉積阻絕層。阻絕層可與Cu電極同步地蝕刻,且蝕刻速度可輕易地調整,使得底切或偏角皆不會形成。阻絕層不會產生由侵蝕Cu電極等所造成之問題。因此,阻絕層可有助於薄膜電晶體製造製程之方便性及簡單性。換句話說,使用根據本發明之氧化鋅系濺鍍靶所沉積之阻絕層毋需額外之圖樣化製程,且可在圖樣化Cu電極之製程中與Cu電極一起圖樣化。 Further, it is possible to deposit a barrier layer using a zinc oxide-based sputtering target. The barrier layer can be etched in synchronization with the Cu electrode, and the etching speed can be easily adjusted so that neither undercut nor off angle is formed. The barrier layer does not cause problems caused by etching the Cu electrode or the like. Therefore, the barrier layer can contribute to the convenience and simplicity of the thin film transistor manufacturing process. In other words, the barrier layer deposited using the zinc oxide-based sputtering target according to the present invention requires an additional patterning process and can be patterned with the Cu electrode in the process of patterning the Cu electrode.

本發明之實施例具有將由併入此處之附圖中而明瞭或更詳細地闡述之其他特徵及優勢,且在本發明之下列詳細說明中一同作用以解釋本發明之部份原則。 Other features and advantages of the invention will be set forth in the <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt;

no

第1圖為繪示根據本發明之實施例藉著製造氧化鋅系濺鍍靶之方法所製造之燒結物之電子微探儀(electron probe micro-analyzer, EPMA)影像; 1 is an electron probe micro-analyzer (EPMA) image showing a sintered body produced by a method for manufacturing a zinc oxide-based sputtering target according to an embodiment of the present invention;

第2A圖及第2B圖為繪示依據使用根據本發明之實施例之氧化鋅系濺鍍靶所沉積之阻絕層存在與否在Cu趨勢上之次級離子質譜儀(secondary ion mass spectrometer, SIMS)分析結果之示意圖; 2A and 2B are diagrams showing the presence or absence of a barrier layer deposited on a zinc oxide-based sputtering target according to an embodiment of the present invention in a secondary ion mass spectrometer (SIMS). a schematic diagram of the results of the analysis;

第3A圖及第3B圖為用以依據阻絕層之成份來比較蝕刻特性而截取之穿透式電子顯微鏡(transmission electron microscopy, TEM)圖像; 3A and 3B are transmission electron microscopy (TEM) images taken to compare etching characteristics according to the composition of the barrier layer;

第4A圖及第4B圖為用來觀察使用根據本發明之實施例之氧化鋅系濺鍍靶所沉積之阻絕層對於Cu氧化之影響而使用電子顯微鏡所截取之圖像;以及 4A and 4B are views of an image taken by using an electron microscope for observing the influence of a barrier layer deposited by a zinc oxide-based sputtering target according to an embodiment of the present invention on Cu oxidation;

第5A圖及第5B圖為用來觀察使用比較例亦即由Cu-Mn合金所製成之濺鍍靶所沉積之阻絕層對於Cu氧化之影響而使用電子顯微鏡所截取之圖像。 Figs. 5A and 5B are views for observing an image taken by an electron microscope using a resist layer deposited by a sputtering target made of a comparative example, that is, a sputtering target made of a Cu-Mn alloy, for the influence of Cu oxidation.

現將對根據本發明之氧化鋅(ZnO)系濺鍍靶、其製造方法、具有使用其沉積之阻絕層之薄膜電晶體(TFT)、以及製造薄膜電晶體之方法作更詳細的參照,其實施例繪示於附圖中且於下文中說明,以使得本發明所屬技術領域具有通常知識者可輕易地實行本發明。 A more detailed reference will now be made to a zinc oxide (ZnO)-based sputtering target according to the present invention, a method for producing the same, a thin film transistor (TFT) having a barrier layer using the deposition thereof, and a method of manufacturing a thin film transistor. The embodiments are illustrated in the drawings and described hereinafter to enable those skilled in the art to practice the invention.

整份文件中,應參照圖式,其中相同之參考符號及標誌係在整份說明書之不同圖式中用於代表相同或相似之構件。在本發明之下列敘述中,於此併入之習知功能及構件之詳細描述在其使本發明之標的不明確時將予於省略。 Throughout the drawings, the same reference numerals and signs are used throughout the drawings to refer to the In the following description of the present invention, the detailed description of the known functions and the components of the present invention will be omitted when the subject matter of the present invention is unclear.

根據本發明實施例之氧化鋅系濺鍍靶為其中於製造薄膜電晶體之製程中沉積氧化鋅系阻絕層之標靶,此薄膜電晶體形成應用Cu電極之平板顯示器之構件。例如,氧化鋅系阻絕層可防止用於閘極電極、源極電極及汲極電極以及金屬線路之Cu擴散至作用為保護層之上覆氧化層或與氧化層反應。同時,氧化鋅系阻絕層由於高穿透性而在既存之蝕刻條件下可與Cu同步地蝕刻。此外,其可輕易地調整蝕刻速度,使得底切(undercut)或偏角(tip)皆不會形成。 The zinc oxide-based sputtering target according to an embodiment of the present invention is a target in which a zinc oxide-based barrier layer is deposited in a process for fabricating a thin film transistor, and the thin film transistor forms a member of a flat panel display using a Cu electrode. For example, the zinc oxide-based barrier layer prevents Cu diffusion for the gate electrode, the source electrode and the gate electrode, and the metal line from acting as an oxide layer on the protective layer or reacting with the oxide layer. At the same time, the zinc oxide-based barrier layer can be etched in synchronization with Cu under the existing etching conditions due to high penetrability. In addition, it is easy to adjust the etching speed so that undercuts or tips are not formed.

氧化鋅系靶包含燒結物及背板。 The zinc oxide-based target contains a sintered body and a back sheet.

燒結物包含摻雜有氧化鎵之氧化鋅,氧化鎵之含量介於氧化鋅之5至40重量百分比。當加入少於5重量百分比之氧化鎵時,使用氧化鋅系濺鍍靶所沉積之氧化鋅系阻絕層具有低電阻且因而適用於透明傳導薄膜。然而,在製造薄膜電晶體期間蝕刻速度太快,且蝕刻由於底切造成侵蝕(corrosion)及偏角。相對地,當加入多於40重量百分比之氧化鎵時,其可實現可經直流濺鍍(DC)之標靶。更佳地,氧化鎵以介於15至30重量百分比來加入。 The sinter comprises zinc oxide doped with gallium oxide, and the content of gallium oxide is between 5 and 40% by weight of the zinc oxide. When less than 5 weight percent of gallium oxide is added, the zinc oxide-based barrier layer deposited using the zinc oxide-based sputtering target has low electrical resistance and is thus suitable for use in a transparent conductive film. However, the etching speed is too fast during the manufacture of the thin film transistor, and the etching causes corrosion and declination due to undercutting. In contrast, when more than 40 weight percent of gallium oxide is added, it can achieve a target that can be subjected to direct current sputtering (DC). More preferably, gallium oxide is added in an amount of from 15 to 30% by weight.

根據本發明之實施例,氧化鎵均勻地分佈於氧化鋅中,且在燒結物中氧化鎵集合體以1µm以下之大小分佈。因此,由於燒結物具有10%或小於10%之局部電阻均勻性且組成物均勻性介於-10%至+10%,相同特徵可藉著使用標靶所沉積之阻絕層來實現。此外,根據本發明之實施例,燒結物可包含選自數個第III族元素,像是In及Al,以及數個第IV族元素,像是Zr、Si及Sn之至少之一。 According to an embodiment of the present invention, gallium oxide is uniformly distributed in zinc oxide, and the gallium oxide aggregate is distributed in a size of 1 μm or less in the sintered body. Therefore, since the sintered body has a local resistance uniformity of 10% or less and the composition uniformity is from -10% to +10%, the same feature can be achieved by using a barrier layer deposited by the target. Further, according to an embodiment of the present invention, the sinter may include at least one selected from the group consisting of Group III elements such as In and Al, and a plurality of Group IV elements such as Zr, Si, and Sn.

背板為作用以支持燒結物之構件,且可由Cu,較佳地,具有較優異之電性傳導性及熱傳導性之無氧(oxygen-free)Cu、Ti或不鏽鋼來製成。背板使用由例如In所製成之接合材料而接合於燒結物之背面,從而形成氧化鋅系濺鍍靶。 The back sheet is a member that functions to support the sintered body, and can be made of Cu, preferably, oxygen-free Cu, Ti, or stainless steel having superior electrical conductivity and thermal conductivity. The back sheet is bonded to the back surface of the sintered body using a bonding material made of, for example, In to form a zinc oxide-based sputtering target.

包含燒結物及背板之氧化鋅系濺鍍靶具有100Ω·cm或小於100Ω·cm之電阻。此外,根據本發明之實施例之氧化鋅系濺鍍靶具有5.3 g/cm3之高密度。因此,氧化鋅系濺鍍靶特徵在於當施加高功率強度時在DC濺鍍期間放電可穩定地進行而無異常放電,例如,當施加功率強度於0.1至8W/cm2之間時。此外,由於根據本發明之實施例之氧化鋅系濺鍍靶具有較少共同濺鍍靶常有之黑化(blackening),在濺鍍沉積製程中粒子會生成最小缺陷。具有此些特徵之氧化鋅系濺鍍靶可藉著控制製造製程而實現,其將會下文中相對於製造氧化鋅系濺鍍靶之方法而更詳細地描述。The zinc oxide-based sputtering target including the sintered body and the back sheet has a resistance of 100 Ω·cm or less. Further, the zinc oxide-based sputtering target according to the embodiment of the present invention has a high density of 5.3 g/cm 3 . Therefore, the zinc oxide-based sputtering target is characterized in that discharge can be stably performed without abnormal discharge during DC sputtering when high power intensity is applied, for example, when an applied power intensity is between 0.1 and 8 W/cm 2 . In addition, since the zinc oxide-based sputtering target according to the embodiment of the present invention has less blackening which is common to the common sputtering target, the particles generate minimal defects in the sputtering deposition process. A zinc oxide-based sputtering target having such features can be achieved by controlling the manufacturing process, which will be described in more detail below with respect to the method of fabricating a zinc oxide-based sputtering target.

如上所述,根據本發明之實施例之氧化鋅系濺鍍靶係用於沉積薄膜電晶體之氧化鋅系阻絕層。薄膜電晶體包含形成閘極電極、源極電極及汲極電極以及線路之Cu層、以及沉積於Cu層上之氧化層或保護層。當由例如SiOx所製成之氧化層沉積於Cu層時,Cu層中的Cu與氧氣反應形成CuOx。當在Cu反應形成CuOx時,Cu層變色(discolors)且Cu層接觸氧化層之能力劣化,使得氧化層剝離或薄膜電晶體之特性劣化。因此,在製造薄膜電晶體期間,當氧化鋅系阻絕層使用根據本發明之實施例之氧化鋅系濺鍍靶而沉積在Cu層上時,其可減少Cu層與氧化層之間之反應。此時,使用根據本發明之實施例之氧化鋅系濺鍍靶沉積之阻絕層具有結晶大小介於10至5000 Å。此外,阻絕層可沉積至介於30至50nm之厚度。在此例中,阻絕層之電阻介於100至1X10-4Ω·cm。為了實現此些阻絕層之特性,其較佳為阻絕層使用根據本發明之實施例之氧化鋅系濺鍍靶來沉積,且在濺鍍期間Ar氣體及氧氣以預定比率混合。As described above, the zinc oxide-based sputtering target according to the embodiment of the present invention is used for depositing a zinc oxide-based barrier layer of a thin film transistor. The thin film transistor includes a Cu layer forming a gate electrode, a source electrode and a drain electrode, and a wiring, and an oxide layer or a protective layer deposited on the Cu layer. When an oxide layer made of, for example, SiO x is deposited on the Cu layer, Cu in the Cu layer reacts with oxygen to form CuO x . When the CuO x is formed in the reaction Cu, a Cu layer discoloration (discolors) and the ability of the Cu layer in contact with the oxide layer deteriorates, so that the oxide layer peeled off or deteriorated characteristics of thin film transistors. Therefore, during the production of the thin film transistor, when the zinc oxide-based barrier layer is deposited on the Cu layer using the zinc oxide-based sputtering target according to the embodiment of the present invention, it can reduce the reaction between the Cu layer and the oxide layer. At this time, the barrier layer deposited using the zinc oxide-based sputtering target according to the embodiment of the present invention has a crystal size of 10 to 5000 Å. Further, the barrier layer may be deposited to a thickness of between 30 and 50 nm. In this case, the resistance of the barrier layer is between 100 and 1 x 10 -4 Ω·cm. In order to achieve the characteristics of such barrier layers, it is preferred that the barrier layer be deposited using a zinc oxide-based sputtering target according to an embodiment of the present invention, and Ar gas and oxygen are mixed at a predetermined ratio during sputtering.

雖然根據本發明之實施例之氧化鋅系濺鍍靶依據製造條件可形成單相阻絕層或多相阻絕層,基本上可形成由六角層化合物(hexagonal layered compound)構成之阻絕層。使用氧化鋅系濺鍍靶所沉積之阻絕層係輕易地使用弱酸來蝕刻,由於在氧化鋅系結晶結構中結晶沿著c軸定向。因此其可輕易地藉著調整蝕刻溶劑濃度及/或調整標靶之組成物來控制蝕刻速度。因此,在使用用於蝕刻Cu之溶液之既存蝕刻溶液之批次處理(batch process)中,阻絕層可毋需增加另外製程而連同Cu層一併蝕刻。此可促成薄膜電晶體製造製程之方便性及簡單性。此處,為了改善阻絕層之蝕刻特性,沉積阻絕層可以在介於200至400°C之溫度下熱處理10至120分鐘。 Although the zinc oxide-based sputtering target according to the embodiment of the present invention can form a single-phase barrier layer or a multi-phase barrier layer depending on manufacturing conditions, a barrier layer composed of a hexagonal layered compound can be formed substantially. The barrier layer deposited using the zinc oxide-based sputtering target is easily etched using a weak acid because the crystal is oriented along the c-axis in the zinc oxide-based crystal structure. Therefore, it is easy to control the etching rate by adjusting the etching solvent concentration and/or adjusting the composition of the target. Therefore, in a batch process using an existing etching solution for etching a solution of Cu, the barrier layer can be etched together with the Cu layer without additional processing. This can facilitate the convenience and simplicity of the thin film transistor manufacturing process. Here, in order to improve the etching characteristics of the barrier layer, the deposition barrier layer may be heat-treated at a temperature of 200 to 400 ° C for 10 to 120 minutes.

於下文中將說明根據本發明之實施例製造氧化鋅系濺鍍靶之方法。 A method of manufacturing a zinc oxide-based sputtering target according to an embodiment of the present invention will be described hereinafter.

為了實現使用根據本發明之實施例之上述氧化鋅系濺鍍靶所沉積而形成之阻絕層之所有特性,用於氧化鋅系濺鍍靶之製造條件必須高度控制。為此,根據本發明之實施例之製造氧化鋅系濺鍍靶之方法包含漿料製備步驟(slurry preparation step)、乾燥步驟(drying step)、塑形步驟(molding step)、及燒結步驟(sintering step)。 In order to realize all the characteristics of the barrier layer formed by depositing the above-described zinc oxide-based sputtering target according to the embodiment of the present invention, the manufacturing conditions for the zinc oxide-based sputtering target must be highly controlled. To this end, a method of manufacturing a zinc oxide-based sputtering target according to an embodiment of the present invention includes a slurry preparation step, a drying step, a molding step, and a sintering step (sintering) Step).

漿料製備步驟為藉著增加氧化鎵至氧化鋅而產生漿料之步驟,氧化鎵之重量百分比介於漿料之10至50重量百分比。漿料製備步驟可分為第一分散步驟及第二分散步驟。 The slurry preparation step is a step of producing a slurry by adding gallium oxide to zinc oxide, and the weight percentage of gallium oxide is between 10 and 50% by weight of the slurry. The slurry preparation step can be divided into a first dispersion step and a second dispersion step.

首先,在第一分散步驟中,氧化鎵混合於其中蒸餾水及分散劑混合之混合溶液中,執行濕磨(wet milling)使得分散粒子之平均尺寸(大小)介於0.1至0.8µm。所添加之分散劑之含量可介於氧化鎵之0.1至2重量百分比。此時,在藉著濕磨所生成之懸浮液中之分散劑必須具有可輕易地吸附於氧化鎵之表面以及要在接續製程中加入之氧化鋅之表面之結構。為此目的,有機酸像是檸檬酸(citric acid)、聚羧酸(polycarboxylic acid)等可用於作為分散劑。分散劑需要維持懸浮液之pH以實現氧化鋅粒子及氧化鎵粒子之高分散特性。為此,分散劑像是聚羧酸鹽,舉例來說,可使用聚羧酸氨鹽(polyacrylic acid ammonium salt)、聚羧酸胺鹽(polycarboxylic acid amine salt)等。在這種方式中,第一分散步驟分散氧化鎵。 First, in the first dispersion step, gallium oxide is mixed in a mixed solution in which distilled water and a dispersant are mixed, and wet milling is performed so that the average size (size) of the dispersed particles is from 0.1 to 0.8 μm. The amount of the dispersant added may range from 0.1 to 2 weight percent of the gallium oxide. At this time, the dispersing agent in the suspension formed by the wet grinding must have a structure which can be easily adsorbed on the surface of the gallium oxide and the surface of the zinc oxide to be added in the subsequent process. For this purpose, organic acids such as citric acid, polycarboxylic acid and the like can be used as a dispersing agent. The dispersant needs to maintain the pH of the suspension to achieve high dispersion characteristics of the zinc oxide particles and the gallium oxide particles. For this purpose, the dispersing agent is, for example, a polycarboxylate. For example, a polyacrylic acid ammonium salt, a polycarboxylic acid amine salt or the like can be used. In this manner, the first dispersion step disperses gallium oxide.

之後,在第二分散步驟中,氧化鋅加入其中分散有氧化鎵之懸浮液中,使得氧化鎵之重量百分比介於5至40重量百分比,較佳為15至30重量百分比,且分散劑加入所得之混合物中,使得分散劑之含量介於氧化鋅之0.3至2.5重量百分比,從而生成漿料。此漿料係濕磨以使得粒子之平均尺寸介於0.1至0.5 µm。要加入之分散劑之含量係與漿料之平均粒子尺寸密切相關。特別是,當分散條件及粒子尺寸比率未滿足時,未具有電性特性之氧化鋅及氧化鎵傾向附著於藉著接續製程生成之燒結物內,從而顯著地增加燒結物之局部電阻。結果可能妨礙氧化鋅系濺鍍靶之可靠DC濺鍍或最終產物,且對藉此沉積之薄膜電晶體之組成物之均勻性具有嚴重之副作用。此外,在本發明之此實施例中,調整氧化鎵之分散粒子尺寸及漿料係與燒結溫度密切相關。當分散粒子尺寸未控制於上述範圍內時,在熱燒結期間氧化鋅可能造成異常之揮發。 Thereafter, in the second dispersion step, zinc oxide is added to the suspension in which gallium oxide is dispersed, so that the weight percentage of gallium oxide is from 5 to 40% by weight, preferably from 15 to 30% by weight, and the dispersant is added. In the mixture, the dispersant is present in an amount of from 0.3 to 2.5 weight percent of the zinc oxide to form a slurry. This slurry is wet milled so that the average size of the particles is between 0.1 and 0.5 μm. The amount of dispersant to be added is closely related to the average particle size of the slurry. In particular, when the dispersion conditions and the particle size ratio are not satisfied, zinc oxide and gallium oxide which have no electrical properties tend to adhere to the sintered body formed by the subsequent process, thereby remarkably increasing the local resistance of the sintered body. The result may interfere with reliable DC sputtering or end products of the zinc oxide-based sputtering target and have serious side effects on the uniformity of the composition of the deposited thin film transistor. Further, in this embodiment of the invention, the size of the dispersed particles of the gallium oxide and the slurry system are closely related to the sintering temperature. When the dispersed particle size is not controlled within the above range, zinc oxide may cause abnormal volatilization during thermal sintering.

當第二分散步驟結束後,黏結劑(binder)加入所生成之漿料中。在乾燥漿料為粉末後之成型漿料之處理中加入黏結劑以維持團塊(compact)之強度。黏結劑可以聚乙烯醇( polyvinyl alcohol )、聚乙二醇( poly ethylene glycol )等實行。黏結劑可以0.01至5重量百分比之含量加入,且較佳為漿料中各氧化鎵及氧化鋅粉末之0.5至3重量百分比。加入之黏結劑之含量對燒結物之燒結密度具有很大的影響。當所加入之黏結劑之含量超出於此範圍時,在塑形粒狀粉末(granular powder)之製程中塑形密度降低,導致燒結密度之降低。降低之燒結密度表示會造成局部高電阻之孔洞(pore)會形成於燒結物中。此亦作用為製造可經DC濺鍍之氧化鋅系濺鍍靶之黏結因子。 When the second dispersion step is completed, a binder is added to the resulting slurry. A binder is added to the treatment of the shaped slurry after the dry slurry is a powder to maintain the strength of the compact. The binder can be carried out by using polyvinyl alcohol (polyvinyl glycol) or the like. The binder may be added in an amount of from 0.01 to 5 weight percent, and is preferably from 0.5 to 3% by weight of each gallium oxide and zinc oxide powder in the slurry. The amount of the binder added has a large influence on the sintered density of the sintered body. When the content of the binder added exceeds this range, the molding density is lowered in the process of shaping the granular powder, resulting in a decrease in the sintered density. The reduced sintered density indicates that pores which cause local high electrical resistance are formed in the sintered body. This also acts as a bonding factor for the manufacture of DC-sputterable zinc oxide-based sputtering targets.

本發明之實施例中以漸進方式執行濕磨之理由如下。由於乾燥之原料粉末(raw powders)具有不同之平均粒子尺寸以及不同層級之硬度及內聚性(cohesion),在乾燥原料粉末之此些物料一起混合且粗略地濕磨時,難以控制各原料材料粉末具預期之粒子尺寸。接著,在製造燒結物之期間,氧化鎵不會均勻地分佈於氧化鋅基質中且局部聚團(localized clustering)產生,從而劣化了標靶之電性特性及機械特性。因此,為了克服此問題,藉著依序地引入雜質進入水系統(water system)以漸進方式執行此漿料製備步驟,以依期望粒子尺寸均勻地分佈,接著最後加入氧化鋅於所生成之混合物中,使得氧化鋅可分佈且氧化鎵可均勻地與氧化鋅混合。亦即,漿料製備步驟分為第一分散步驟及第二分散步驟。 The reason why the wet grinding is performed in a progressive manner in the embodiment of the present invention is as follows. Since the dried raw powders have different average particle sizes and different levels of hardness and cohesion, it is difficult to control the raw material materials when the materials of the dried raw material powder are mixed together and coarsely wet-ground. The powder has the expected particle size. Next, during the manufacture of the sinter, gallium oxide is not uniformly distributed in the zinc oxide matrix and locally localized clustering occurs, thereby deteriorating the electrical and mechanical properties of the target. Therefore, in order to overcome this problem, the slurry preparation step is performed in a progressive manner by introducing impurities into the water system in order to uniformly distribute the particles according to the desired particle size, and then finally adding zinc oxide to the resulting mixture. The zinc oxide is distributed and the gallium oxide is uniformly mixed with the zinc oxide. That is, the slurry preparation step is divided into a first dispersion step and a second dispersion step.

接續之乾燥步驟為藉著乾燥漿料而形成粒狀粉末(granular powder)之步驟。在此步驟中,其可藉由以噴霧乾燥法(spray drying method)來乾燥漿料而生成粒狀粉末。 The subsequent drying step is a step of forming a granular powder by drying the slurry. In this step, it is possible to produce a granulated powder by drying the slurry by a spray drying method.

接著,塑形步驟為將粒狀粉末塑形成團塊之步驟。此步驟使用冷壓(cold press)(液壓(hydraulic press))以及藉著冷均壓(cold isostatic pressing, CIP)使粒狀粉末成為團塊。 Next, the shaping step is a step of molding the granulated powder into agglomerates. This step uses a cold press (hydraulic press) and a cold isostatic pressing (CIP) to make the granulated powder agglomerate.

接下來的燒結步驟為燒結團塊為燒結物之步驟。燒結步驟在1400至1600°C之溫度下於空氣或氧氣環境中燒結團塊。如上所述之燒結溫度表示其中標靶之電阻控制於介於1X10-3至50Ω之溫度,其中DC濺鍍可用於製造氧化鎵摻雜之氧化鋅系濺鍍靶之製程中。燒結步驟等可執行以產生高密度及低電阻。The subsequent sintering step is a step in which the agglomerates are sintered. The sintering step sinters the agglomerates in an air or oxygen atmosphere at a temperature of 1400 to 1600 °C. The sintering temperature as described above indicates that the resistance of the target is controlled to a temperature of between 1×10 -3 and 50 Ω, wherein DC sputtering can be used in the process of manufacturing a gallium oxide doped zinc oxide-based sputtering target. A sintering step or the like can be performed to produce high density and low electrical resistance.

最後,當以此方法所生成之燒結物接合於背板時,根據本發明之實施例之氧化鋅系濺鍍靶製備完成。根據本發明之實施例所製造之氧化鋅系濺鍍靶之電阻為100Ω·cm或少於100Ω·cm,使得阻絕層可在藉著DC濺鍍而製造薄膜電晶體時可靠地形成於Cu層上。在形成阻絕層時引進之DC濺鍍之功率強度可自由地調整於0.1至8W/cm2之間。儘管輝光發電(glow discharge)可能超出此範圍,有高度可能性像是異常發電之缺陷可能會產生且非常高度之可能性裂紋可能會形成於標靶中。因此,超出此範圍並不適用於此產業。Finally, when the sintered body formed by this method is bonded to the back sheet, the zinc oxide-based sputtering target according to the embodiment of the present invention is completed. The zinc oxide-based sputtering target manufactured according to the embodiment of the present invention has an electric resistance of 100 Ω·cm or less and 100 Ω·cm, so that the barrier layer can be reliably formed on the Cu layer when a thin film transistor is fabricated by DC sputtering. on. The power intensity of the DC sputtering introduced at the time of forming the barrier layer can be freely adjusted between 0.1 and 8 W/cm 2 . Although the glow discharge may be outside this range, there is a high probability that defects such as abnormal power generation may occur and very high probability that cracks may form in the target. Therefore, beyond this range does not apply to this industry.

下文中,使用根據本發明之實施例之氧化鋅系濺鍍靶、以及製造薄膜電晶體之方法所沉積之具有阻絕層之薄膜電晶體將會予於詳述。 Hereinafter, a thin film transistor having a barrier layer deposited using a zinc oxide-based sputtering target according to an embodiment of the present invention and a method of manufacturing a thin film transistor will be described in detail.

本發明揭露包含電極、阻絕層及氧化半導體層之薄膜電晶體。其中阻絕層設置於電極與氧化半導體層之間。當薄膜,亦即阻絕層使用根據本發明之實施例所製造之氧化鋅系濺鍍靶來藉著DC濺鍍沉積時,阻絕層之電阻依據組成物在30nm之厚度時可介於100至1X10-4Ω·cm。當阻絕層使用氧化鋅系濺鍍靶來沉積時,腔室之真空之基本程度必須控制於1X10-7至1X10-5torrs之間。儘管高品質薄膜可在真空之基本程度很高時生成,在工業設施中維持超高真空層級造成了增加之成本。因此,當真空度維持於上述層級時,可使用根據本發明之實施例所製造之氧化鋅系濺鍍靶來生成高品質阻絕層。此外,反應氣體像是氧氣可與Ar氣體一起提供,以在沉積期間控制阻絕層之結晶度和電阻。在如上所述沉積後,阻絕層可在介於200至400°C之溫度下熱處理。The present invention discloses a thin film transistor comprising an electrode, a barrier layer and an oxidized semiconductor layer. The barrier layer is disposed between the electrode and the oxidized semiconductor layer. When the film, that is, the barrier layer is deposited by DC sputtering using a zinc oxide-based sputtering target manufactured according to an embodiment of the present invention, the resistance of the barrier layer may be between 100 and 1×10 depending on the thickness of the composition at 30 nm. -4 Ω·cm. When the barrier layer is deposited using a zinc oxide-based sputtering target, the basic vacuum of the chamber must be controlled between 1×10 -7 and 1×10 -5 torrs. Although high quality films can be produced at a high degree of vacuum, maintaining an ultra-high vacuum level in industrial facilities results in increased costs. Therefore, when the degree of vacuum is maintained at the above level, a zinc oxide-based sputtering target manufactured according to an embodiment of the present invention can be used to form a high-quality barrier layer. In addition, a reactive gas such as oxygen can be supplied with the Ar gas to control the crystallinity and electrical resistance of the barrier layer during deposition. After deposition as described above, the barrier layer may be heat treated at a temperature between 200 and 400 °C.

在如上所述使用根據本發明之實施例所製造之氧化鋅系濺鍍靶所沉積或熱處理之阻絕層中,在薄膜電晶體處理期間,在使用用於蝕刻Cu層之化學蝕刻劑而蝕刻時,底切或偏角都不會形成於下層及上薄膜層。當蝕刻速度太慢時,量產率降低。相對地,當蝕刻速度太快時,難以控制製程。在阻絕層使用根據本發明之實施例之氧化鋅系濺鍍靶而形成後要蝕刻時,蝕刻可以適當速度控制。此可因而防止由非均勻蝕刻所造成之問題。 In the barrier layer deposited or heat-treated using the zinc oxide-based sputtering target manufactured according to the embodiment of the present invention as described above, during etching of the thin film transistor, when etching is performed using a chemical etchant for etching the Cu layer The undercut or the off-angle are not formed on the lower layer and the upper film layer. When the etching rate is too slow, the mass yield is lowered. In contrast, when the etching speed is too fast, it is difficult to control the process. When the barrier layer is formed by etching using a zinc oxide-based sputtering target according to an embodiment of the present invention, the etching can be controlled at an appropriate speed. This can thus prevent problems caused by non-uniform etching.

根據實施例製造薄膜電晶體之方法,以及根據實施例及比較例之薄膜電晶體之間之比較係下列範例中說明。 The method of manufacturing a thin film transistor according to the embodiment, and the comparison between the thin film transistors according to the examples and the comparative examples are explained in the following examples.

範例1Example 1

具有平均粒子尺寸4µm之氧化鎵係以氧化鋅系濺鍍靶之20重量百分比之含量加入至蒸餾水中,其中分散劑以氧化鎵之1.0重量百分比之含量加入。所生成之混合物藉著濕磨而磨碎/分散,使得分散粒子之平均尺寸變成0.3µm。此後,具有平均粒子尺寸0.5 µm之氧化鋅及具有氧化鋅之0.5重量百分比之含量之分散劑係加入,且所生成之混合物係被濕磨,以使得分散粒子之最後尺寸變成0.2µm。此處所用之分散劑為聚丙烯酸胺鹽(polyacrylic acid amine salt)。在最後氧化鋅系漿料混合物生成後,1.0重量百分比的聚乙酸乙烯(polyvinyl acetate, PVA)及0.5重量百分比的聚乙二醇(polyethylene glycol, PEG)係作為黏結劑而加入。再一次執行研磨(milling),從而生成均勻之漿料。此後,漿料藉著噴霧乾燥法成為粒狀粉末,且粒狀粉末使用軸壓(axial press)接著冷均壓(cold isostatic pressing)來壓實(compressed)。 Gallium oxide having an average particle size of 4 μm was added to distilled water in an amount of 20% by weight of the zinc oxide-based sputtering target, wherein the dispersing agent was added in an amount of 1.0% by weight of gallium oxide. The resulting mixture was ground/dispersed by wet grinding so that the average size of the dispersed particles became 0.3 μm. Thereafter, a zinc oxide having an average particle size of 0.5 μm and a dispersant having a content of 0.5% by weight of zinc oxide were added, and the resulting mixture was wet-milled so that the final size of the dispersed particles became 0.2 μm. The dispersing agent used herein is a polyacrylic acid amine salt. After the formation of the final zinc oxide-based slurry mixture, 1.0% by weight of polyvinyl acetate (PVA) and 0.5% by weight of polyethylene glycol (PEG) were added as a binder. Milling is performed again to produce a uniform slurry. Thereafter, the slurry was granulated as a powder by a spray drying method, and the granulated powder was compressed using an axial press followed by cold isostatic pressing.

依序地,所生成之團塊在1550°C下於空氣或氧氣環境下燒結15小時。在燒結結束後,燒結物之電阻為5.0X10-3Ω∙cm,且燒結密度為5.67 g/cm3。分散在所製造之燒結物之氧化鋅中之氧化鎵集合體係藉由電子微探儀(electron probe micro-analyzer, EPMA)分析來檢測,且結果呈現於第1圖中。參照第1圖,其可了解的是分散於氧化鋅基質中之所有氧化鎵粒子會均勻地以1 µm或小於1 µm來分佈。In sequence, the resulting agglomerates were sintered at 1550 ° C for 15 hours in an air or oxygen atmosphere. After the end of the sintering, the electric resistance of the sintered product was 5.0×10 -3 Ω∙cm, and the sintered density was 5.67 g/cm 3 . The gallium oxide assembly system dispersed in the zinc oxide of the produced sintered body was detected by an electron probe micro-analyzer (EPMA) analysis, and the results are shown in Fig. 1. Referring to Fig. 1, it can be understood that all of the gallium oxide particles dispersed in the zinc oxide matrix are uniformly distributed in a range of 1 μm or less.

範例2Example 2

根據範例1所製造之燒結物係接合於由Cu所製成之背板上,且使用所生成之結構來執行濺鍍。控制濺鍍條件使得腔室之基本壓力為1X10-6torr,且工作壓力為0.5 Pa。藉著在100°C純Ar環境下生成電漿放電(plasma discharge)來啟始沉積。此處,標靶尺寸為565mmX690mm,且引發之功率為DC 10 kW。所生成之鎵摻雜之氧化鋅薄膜係沉積為30 nm厚度於基板上。其上沉積有薄膜之基板為事先包含一片非鹼性玻璃(non-alkaline glass)以及形成於玻璃上之氧化銦鎵鋅(IGZO)層之玻璃基板。樣本(a)藉著沉積Cu或電極材料於沉積位於IGZO層上成30nm厚度之摻雜鎵之氧化鋅(gallium-doped zinc oxide, GZO)薄膜上來製備,其中樣本(b)在並未沉積GZO薄膜下藉著沉積Cu於IGZO層上來製備。進行次級離子質譜儀(secondary ion mass spectrometer, SIMS)分析是否Cu擴散進入IGZO層中,且結果呈現於第2A圖及第2B圖中。參照第2A圖,其可發現Cu擴散受到摻雜鎵之氧化鋅(GZO)薄膜抑制。相對的,參照第2B圖,其可發現Cu成份在Cu沉積於純IGZO層上時擴散入IGZO層。The sinter made according to Example 1 was bonded to a backing plate made of Cu, and sputtering was performed using the resulting structure. The sputtering conditions are controlled such that the basic pressure of the chamber is 1 x 10 -6 torr and the working pressure is 0.5 Pa. The deposition was initiated by generating a plasma discharge at 100 ° C in a pure Ar environment. Here, the target size is 565 mm X 690 mm and the induced power is DC 10 kW. The gallium-doped zinc oxide film formed was deposited to a thickness of 30 nm on the substrate. The substrate on which the thin film is deposited is a glass substrate which previously contains a piece of non-alkaline glass and an indium gallium zinc oxide (IGZO) layer formed on the glass. The sample (a) was prepared by depositing Cu or an electrode material on a gallium-doped zinc oxide (GZO) film deposited on the IGZO layer to a thickness of 30 nm, wherein the sample (b) was not deposited with GZO. The film was prepared by depositing Cu on the IGZO layer. A secondary ion mass spectrometer (SIMS) was performed to analyze whether Cu diffused into the IGZO layer, and the results were presented in Figures 2A and 2B. Referring to Fig. 2A, it can be found that Cu diffusion is suppressed by a gallium-doped zinc oxide (GZO) film. In contrast, referring to FIG. 2B, it can be found that the Cu component diffuses into the IGZO layer when Cu is deposited on the pure IGZO layer.

此外,關於薄膜電晶體結構,為了要檢測使用根據本發明之氧化鋅系濺鍍靶所沉積之阻絕層是否在SiOx層沉積於源極電極及汲極電極上時作用為對Cu之保護塗層,使用包含一片非鹼性玻璃及沉積於玻璃上之Cu層之基板來製備樣本(c)及樣本(d)。使用根據本發明之氧化鋅系濺鍍靶藉著沉積摻雜氧化鎵之氧化鋅(GZO)薄膜在基板上來製備樣本(c),且接著藉著化學汽相沉積(chemical vapor deposition, CVD)來沉積SiOx薄膜,而樣本(d)係藉著沉積摻雜氧化銦之氧化鋅(IZO)薄膜於基板上且接著藉著CVD來沉積SiOx薄膜而製備。使用Cu蝕刻溶液來蝕刻樣本(c)及樣本(d)。進行穿透式電子顯微鏡(transmission electron microscopy, TEM))分析是否有殘留殘質,且其結果呈現於第3A圖及第3B圖中。參照第3A圖及第3B圖,其可發現殘質係僅殘留於第3B圖之比較例中。Further, regarding the thin film transistor structure, in order to detect whether the barrier layer deposited using the zinc oxide-based sputtering target according to the present invention acts as a protective coating for Cu when the SiO x layer is deposited on the source electrode and the gate electrode For the layer, the sample (c) and the sample (d) are prepared using a substrate comprising a piece of non-alkaline glass and a Cu layer deposited on the glass. A sample (c) is prepared by depositing a gallium oxide-doped zinc oxide (GZO) film on a substrate using a zinc oxide-based sputtering target according to the present invention, and then by chemical vapor deposition (CVD). A SiO x film is deposited, and the sample (d) is prepared by depositing an indium oxide-doped zinc oxide (IZO) film on a substrate and then depositing a SiO x film by CVD. The sample (c) and the sample (d) were etched using a Cu etching solution. A transmission electron microscopy (TEM) was performed to analyze whether or not there was residual residue, and the results were shown in FIGS. 3A and 3B. Referring to Figs. 3A and 3B, it was found that the residual system remained only in the comparative example of Fig. 3B.

第4A圖、第4B圖、第5A圖、及第5B圖為繪示當Cu電極上之阻絕層之材料改變時觀察是否有CuOx形成之結果之示意圖,其中第4A圖及第4B圖繪示在使用根據本發明之氧化鋅系濺鍍靶沉積阻絕層於Cu電極上後將SiOx薄膜沉積於阻絕層上前後之狀態,且第5A圖及第5B圖繪示在使用Cu-Mn標靶沉積阻絕層於Cu電極上後沉積SiOx薄膜於阻絕層上前後之狀態。相較於第4A圖及第4B圖,沉積SiOx薄膜前後並沒有變化。相對地,相較於第5A圖及第5B圖,其可了解裝置在沉積SiOx薄膜前後具變化。換句話說,當氧化鎵摻雜之氧化鋅系阻絕層係使用根據本發明之氧化鋅系濺鍍靶而形成於Cu電極上,即便形成SiOx薄膜,介於Cu電極與SiOx薄膜之間的反應藉著阻絕層而降低。相對地,當Cu-Mn阻絕層形成於Cu電極上時,此阻絕層不會有助於減少介於Cu電極與SiOx薄膜之間之反應,使得CuOx會由於Cu及SiOx之間之反應而形成。此接著劣化了介於Cu電極與SiOx薄膜之間之接觸特性,且因此亦劣化了薄膜電晶體特性。4A, 4B, 5A, and 5B are diagrams showing the results of observing whether or not CuO x is formed when the material of the barrier layer on the Cu electrode is changed, wherein FIG. 4A and FIG. 4B are drawn. The state in which the SiO x film is deposited on the barrier layer after depositing the barrier layer on the Cu electrode using the zinc oxide-based sputtering target according to the present invention, and FIGS. 5A and 5B illustrate the use of the Cu-Mn standard. After the target deposition barrier layer is deposited on the Cu electrode, the SiO x film is deposited on the barrier layer. Compared with the 4A and 4B, there is no change before and after the deposition of the SiO x film. In contrast, compared to Figures 5A and 5B, it can be seen that the device varies before and after deposition of the SiO x film. In other words, when the gallium oxide doped zinc oxide-based barrier layer is formed on the Cu electrode using the zinc oxide-based sputtering target according to the present invention, even if a SiO x film is formed, between the Cu electrode and the SiO x film The reaction is reduced by blocking the layer. In contrast, when the Cu-Mn barrier layer is formed on the Cu electrode, the barrier layer does not contribute to reducing the reaction between the Cu electrode and the SiO x film, so that CuO x is due to the relationship between Cu and SiO x Formed by reaction. This in turn deteriorates the contact characteristics between the Cu electrode and the SiO x film, and thus also degrades the film transistor characteristics.

本發明之特定例示性實施例之上述說明係相對於圖式而呈現。其非旨在詳盡或限制本發明於所揭露之精確形式,且對所屬技術領域具有通常知識者來說顯然鑑於上述教示許多修改及變化係為可能的。 The above description of certain exemplary embodiments of the invention has been presented with respect to the drawings. It is not intended to be exhaustive or to limit the scope of the invention.

因此其意旨本發明之範疇不會受限於所述實施例而是由所附之申請專利範圍及其等效物來定義。 Therefore, it is intended that the scope of the invention is not to be

no

Claims (21)

一種氧化鋅系濺鍍靶,其包含:
一燒結物,包含摻雜有氧化鎵之氧化鋅,氧化鎵之含量介於該燒結物之10至50重量百分比;以及一背板,接合至該燒結物之一背表面以支持該燒結物。
A zinc oxide-based sputtering target comprising:
A sinter comprising zinc oxide doped with gallium oxide having a content of 10 to 50 weight percent of the sinter; and a backing plate bonded to a back surface of the sinter to support the sinter.
如申請專利範圍第1項所述之氧化鋅系濺鍍靶,其中該氧化鋅系濺鍍靶之電阻為100 ·cm或更少。The zinc oxide-based sputtering target according to claim 1, wherein the zinc oxide-based sputtering target has a resistance of 100 · cm or less. 如申請專利範圍第2項所述之氧化鋅系濺鍍靶,其中該氧化鋅系濺鍍靶適用於一直流濺鍍。 The zinc oxide-based sputtering target according to claim 2, wherein the zinc oxide-based sputtering target is suitable for continuous-current sputtering. 如申請專利範圍第3項所述之氧化鋅系濺鍍靶,其中在該直流濺鍍期間所施加之功率強度係介於0.1至8 W/cm2A zinc oxide-based sputtering target according to claim 3, wherein the power intensity applied during the DC sputtering is between 0.1 and 8 W/cm 2 . 如申請專利範圍第1項所述之氧化鋅系濺鍍靶,其中該氧化鋅系濺鍍靶之密度為5.3 g/cm3或更大。The zinc oxide-based sputtering target according to claim 1, wherein the zinc oxide-based sputtering target has a density of 5.3 g/cm 3 or more. 如申請專利範圍第1項所述之氧化鋅系濺鍍靶,其中氧化鎵之一集合體在該燒結物中以1 µm或小於1 µm之大小分佈。 A zinc oxide-based sputtering target according to claim 1, wherein one of the aggregates of gallium oxide is distributed in the sintered body in a size of 1 μm or less. 如申請專利範圍第1項所述之氧化鋅系濺鍍靶,其中該燒結物包含選自第III族元素及第IV族元素之至少之一。 The zinc oxide-based sputtering target according to claim 1, wherein the sintered body comprises at least one selected from the group consisting of a Group III element and a Group IV element. 一種製造包含電極及氧化半導體層之薄膜電晶體之方法,該方法包含使用如申請專利範圍第1項所述之氧化鋅系濺鍍靶來沉積一阻絕層於該電極與該氧化半導體層之間。 A method of manufacturing a thin film transistor comprising an electrode and an oxidized semiconductor layer, the method comprising depositing a barrier layer between the electrode and the oxidized semiconductor layer using a zinc oxide-based sputtering target as described in claim 1 . 如申請專利範圍第8項所述之方法,其中該阻絕層具有結晶大小介於10至5000 Å。 The method of claim 8, wherein the barrier layer has a crystal size of from 10 to 5000 Å. 如申請專利範圍第8項所述之方法,其中該阻絕層沉積為介於30至50nm之厚度。 The method of claim 8, wherein the barrier layer is deposited to a thickness of between 30 and 50 nm. 如申請專利範圍第10項所述之方法,其中該阻絕層之電阻介於100至1X10-4 Ω·cm。The method of claim 10, wherein the resistance of the barrier layer is between 100 and 1×10 −4 Ω·cm. 如申請專利範圍第8項所述之方法,其中該電極包含Cu。 The method of claim 8, wherein the electrode comprises Cu. 一種製造氧化鋅系濺鍍靶之方法,其包含:
藉著加入氧化鎵至氧化鋅來製備一漿料,氧化鎵之含量介於該漿料之10至50重量百分比;
藉著乾燥該漿料來形成一粒狀粉末;
將該粒狀粉末塑形為一團塊;以及燒結該團塊為一燒結物。
A method of making a zinc oxide-based sputtering target, comprising:
Preparing a slurry by adding gallium oxide to zinc oxide, the content of gallium oxide being between 10 and 50 weight percent of the slurry;
Drying the slurry to form a granular powder;
The granulated powder is shaped into a mass; and the agglomerate is sintered as a sinter.
如申請專利範圍第13項所述之方法,其中製備該漿料包含:
一第一分散步驟,混合氧化鎵與蒸餾水及一第一分散劑之一混合溶液,接著濕磨;以及一第二分散步驟,藉著混合由該第一分散步驟所生成之一懸浮液與一第二分散劑及氧化鋅,接著濕磨而形成該漿料。
The method of claim 13, wherein preparing the slurry comprises:
a first dispersing step of mixing a solution of gallium oxide with one of distilled water and a first dispersing agent, followed by wet grinding; and a second dispersing step by mixing a suspension formed by the first dispersing step with a The second dispersant and zinc oxide are then wet milled to form the slurry.
如申請專利範圍第14項所述之方法,其中該第一分散步驟包含執行濕磨以使得氧化鎵之平均粒子尺寸介於0.2至0.6µm。 The method of claim 14, wherein the first dispersing step comprises performing wet milling such that the gallium oxide has an average particle size of from 0.2 to 0.6 μm. 如申請專利範圍第14項所述之方法,其中該第一分散步驟包含以介於氧化鎵之0.1至2重量百分比之含量加入該第一分散劑。 The method of claim 14, wherein the first dispersing step comprises adding the first dispersing agent in an amount of from 0.1 to 2% by weight of the gallium oxide. 如申請專利範圍第14項所述之方法,其中該第二分散步驟包含以介於氧化鋅之0.3至2.5重量百分比之含量加入該第二分散劑。 The method of claim 14, wherein the second dispersing step comprises adding the second dispersing agent in an amount of from 0.3 to 2.5 weight percent of the zinc oxide. 如申請專利範圍第14項所述之方法,其中控制該第二分散步驟以使該漿料之平均粒子尺寸介於0.1至0.5µm。 The method of claim 14, wherein the second dispersing step is controlled such that the slurry has an average particle size of from 0.1 to 0.5 μm. 如申請專利範圍第14項所述之方法,其中製備該漿料更包含加入一黏結劑至該漿料。 The method of claim 14, wherein preparing the slurry further comprises adding a binder to the slurry. 如申請專利範圍第13項所述之方法,其中燒結該團塊包含在介於1400至1600°C之溫度下於空氣或氧氣環境中燒結該團塊。 The method of claim 13, wherein sintering the agglomerate comprises sintering the agglomerate in an air or oxygen atmosphere at a temperature between 1400 and 1600 °C. 一種包含電極、阻絕層及氧化半導體層之薄膜電晶體,其中該阻絕層設置於該電極與該氧化半導體層之間,且包含摻雜有氧化鎵之氧化鋅,氧化鎵之含量介於該阻絕層之5至40重量百分比。 A thin film transistor comprising an electrode, a barrier layer and an oxidized semiconductor layer, wherein the barrier layer is disposed between the electrode and the oxidized semiconductor layer, and comprises zinc oxide doped with gallium oxide, and the content of gallium oxide is between the blocking 5 to 40 weight percent of the layer.
TW102122557A 2012-06-26 2013-06-25 Zinc oxide-based sputtering target, method of manufacturing the same, thin-film transistor having barrier layer deposited using the same, and method of manufacturing the thin-film transistor TW201404909A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR20120068354 2012-06-26
KR1020120155995A KR20140006700A (en) 2012-06-26 2012-12-28 Zno based sputtering target, method of fabricating thereof and thin film transistor having shielding layer deposited by the same

Publications (1)

Publication Number Publication Date
TW201404909A true TW201404909A (en) 2014-02-01

Family

ID=50141576

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102122557A TW201404909A (en) 2012-06-26 2013-06-25 Zinc oxide-based sputtering target, method of manufacturing the same, thin-film transistor having barrier layer deposited using the same, and method of manufacturing the thin-film transistor

Country Status (2)

Country Link
KR (1) KR20140006700A (en)
TW (1) TW201404909A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI616424B (en) * 2015-02-27 2018-03-01 Jx Nippon Mining & Metals Corp Oxide sintered body, oxide sputtering target, and oxide film
US9960281B2 (en) 2015-02-09 2018-05-01 The Hong Kong University Of Science And Technology Metal oxide thin film transistor with source and drain regions doped at room temperature

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102245730B1 (en) * 2014-11-19 2021-04-29 삼성디스플레이 주식회사 Thin film transistor substrate

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9960281B2 (en) 2015-02-09 2018-05-01 The Hong Kong University Of Science And Technology Metal oxide thin film transistor with source and drain regions doped at room temperature
TWI616424B (en) * 2015-02-27 2018-03-01 Jx Nippon Mining & Metals Corp Oxide sintered body, oxide sputtering target, and oxide film

Also Published As

Publication number Publication date
KR20140006700A (en) 2014-01-16

Similar Documents

Publication Publication Date Title
US9035297B2 (en) Thin-film transistor and zinc oxide-based sputtering target for the same
US20130341181A1 (en) Zinc oxide-based sputtering target, method of manufacturing the same, and thin-film transistor having barrier layer deposited using the same
TWI465411B (en) A composite oxide sintered body and a sputtering target including the same
JP6006202B2 (en) In2O3-SnO2-ZnO-based sputtering target
TWI400346B (en) Sputtering target, transparent conductive film and touch panel with transparent electrode
TWI401234B (en) Oxide materials, and allows targets
WO2012153522A1 (en) In2o3-zno sputtering target
US20090211903A1 (en) Indium zinc oxide based sputtering target, method of manufacturing the same, and indium zinc oxide based thin film
JP4947942B2 (en) Sputtering target
JP2016129241A (en) Oxide semiconductor thin film and thin film transistor
US10128108B2 (en) Oxide sintered body, sputtering target, and oxide semiconductor thin film obtained using sputtering target
CN106435490B (en) Sputtering target and oxide semiconductor film with and preparation method thereof
JP2019038735A (en) Oxide sintered compact, method for producing oxide sintered compact, target for sputtering, and amorphous oxide semiconductor thin film
TW201404909A (en) Zinc oxide-based sputtering target, method of manufacturing the same, thin-film transistor having barrier layer deposited using the same, and method of manufacturing the thin-film transistor
TW201638013A (en) Oxide sintered body, sputtering target, and oxide semiconductor thin film obtained therefrom
JP6266853B1 (en) Oxide sintered body, sputtering target, and oxide semiconductor film
KR101512819B1 (en) ZnO BASED SPUTTERING TARGET, METHOD OF FABRICATING THEREOF AND THIN FILM TRANSISTOR HAVING SHIELDING LAYER DEPOSITED BY THE SAME
JP4917725B2 (en) Transparent conductive film, method for producing the same, and use thereof
TW202100487A (en) Sputtering target and method for manufacturing sputtering target
TW201339332A (en) In-Ga-Zn-O based oxide sintered body, manufacturing method thereof, sputtering target and oxide semiconductor film