TW201018941A - Universal debug auxiliary device - Google Patents

Universal debug auxiliary device Download PDF

Info

Publication number
TW201018941A
TW201018941A TW97143570A TW97143570A TW201018941A TW 201018941 A TW201018941 A TW 201018941A TW 97143570 A TW97143570 A TW 97143570A TW 97143570 A TW97143570 A TW 97143570A TW 201018941 A TW201018941 A TW 201018941A
Authority
TW
Taiwan
Prior art keywords
interface
target
card
external
initial
Prior art date
Application number
TW97143570A
Other languages
Chinese (zh)
Inventor
Jun Yu
Original Assignee
Universal Scient Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Universal Scient Ind Co Ltd filed Critical Universal Scient Ind Co Ltd
Priority to TW97143570A priority Critical patent/TW201018941A/en
Publication of TW201018941A publication Critical patent/TW201018941A/en

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

A universal debug auxiliary device is connected to a testing apparatus to debug an initial apparatus and/or a target apparatus. The universal debug auxiliary device comprises: an initial apparatus card and a target apparatus card. The initial apparatus card includes an initial external interface and an initial apparatus interface. The initial external interface is connected to the testing apparatus. The initial apparatus interface is connected to the initial apparatus. The target apparatus card includes a target external interface and a target apparatus interface. The target external interface is connected to the testing apparatus. The target apparatus interface is connected to the target apparatus.

Description

201018941 九、發明說明: 【發明所屬之技術領威】 本發明係有關於/種通用偵錯輔助裝置,特別是有關於一種 通用的SAS介面偵錯辅助裝置。 【先前技術】 串列式小型計算機系統介面(Serial Attached SCSI, SAS )是一 種可高速傳輸並支援雙埠的硬碟介面技術’係相容於SAS/SATA(串 φ 列ΑΤΑ)介面並可透過擴展器(Expander)以擴充連接功能,故不僅可 應用於伺服器中,亦可適用於各種儲存裝置如磁碟陣列(RAID)。 目前隨著SAS協定版本不斷的升級和傳輸速度的提高,對债錯 (Debug)手段的要求也越來越高,但是市面上缺乏一種有效而簡單 的輔助設備來幫助SAS介面進行通訊定位、解決電子産品開發及 操作中可能遇到的訊號出錯問題。 m 在目前SAS介面的産品開發和後期運作的維護過程中,習知 偵錯方法是利用多條線纜將SAS協定分析儀(SAS Protocol Φ Analyzer)如SAS追蹤器(SAS TRACER)直接連接在起始設備 (Initiator)與目標設備(Target)之間,並進行數據封包的捕捉、 協定的解碼、統計分析等偵錯功能。然而,此種以單純線纜連接 之習知偵錯方法具有如下缺點: 一、 目標設備必須暴露在連接線纜可插拔的地方。當目標設 備之連接介面是處於機箱中較深的内部或處於較高處的機架上 時,操作者於狹窄的機箱空間内或於較高機架上插拔線纜極為不 方便; 二、 在一些設計中,SAS介面會需要承載一些外頻訊號 201018941 -(0ut_of-Band signaling)的傳輸,譬如對硬碟錯誤燈訊號之控制訊 號。如果使用藉由線接之習知储方法,該等外頻訊號在通 過協定分析儀後將會丟失,破壞了系統功能之完整性。 鑒於以上缺點,尤其是於當前要求訊號傳輸速率達3〇和6G 之情形下’藉由賴連接之習知彳貞錯方法難以保證訊號傳輸之可 靠性。 為解决上述问题’習知技术提出了—种㈣辅助卡,该偵錯 辅助卡包括多個介面,要進行除錯操作時,同時連接起始設備卡、 〇 目標設備以及測試裝置,減少了線纜之使用、増加了連接穩固性, 且方便現場操作、插拔容易。但是習知的偵錯辅助卡由於需要同 時連接多個設備,電路設計以及結構設計的複雜度高,不利于降 低成本。 故,有必要提供一種新穎的偵錯輔助設備,以克服習知偵錯 輔助卡的•缺點-。 【發明内容】 參 本發明之一主要目的在於提供一種通用偵錯輔助裝置,其電 路設計複雜度低、結構件易於實現、適用範圍廣、成本低、連接 穩固性高,現場操作方便並且插拔容易。 本發明之另一目的在於提供一種通用偵錯輔助裝置,其可以 避免丟失外頻訊號’進而保持系統功能之完整性》 本發明的其他目的和優點可以從本發明所揭露的技術特徵中 得到進一步的瞭解。 為達上述發明目的’本發明之一實施例提供一種通用偵錯輔 助裝置,連接一測試設備對一起始設備或/及一目標設備的偵錯, 7 201018941 • 其包含有:—起始設備卡以及一目標設備卡,該起始設備卡包括 一起始對外介面以及一起始設備介面,該起始對外介面用以連接 該測試設備,該起始設僙介面用以連接該起始設備〖該目標設備 卡包括一目標對外介面以及一目標設備介面,該目標對外介面用 以連接該測試設備,該目標設備介面用以連接該目標設備。 相較於習知技術,本發明之通用偵錯辅助裝置係採用雙卡式 設計,分别设计起始設備卡以及目標設備卡,電路設計複雜度低、 結構件易於實現、適用範圍廣、韌體開發成本低、降低了總成本, φ 且具有連接穩固性高,現場操作方便以及插拔容易等優點。 為讓本發明之上述内容能更明顯易懂,下文特舉一較佳實施 例,並配合所附圖式,作詳細說明如下: 【實施方式】 請參照第一圖,為一種依據本發明之較佳實施例之通用偵錯 辅助裝置,用於以對一起始設備或/及一目標設備偵錯,其主要包 括:起始設備卡1和目標設備卡2。 Φ 起始設備卡1包括卡板10、起始設備介面11以及起始對外介 面12。於本實施例中,該卡板1〇用以承載起始設備介面 11以及 起始對外介面12。該卡板10上設置有導電線路(未圖示),用以 電性連接起始設備介面11以及起始對外介面12。起始設備介面u 是SAS連接器用以連接起始設備。起始對外介面12是符合行業標 準的MimSAS連接器,用以連接目標設備卡2或一 SAS測試設備 3,像是SAS協定分析儀(Analyzer)或SAS資訊產生器(Generator) 或SAS資訊干擾發射器(jammer)等。起始設備介面丨丨以及起始 對外介面12之間設置有複數條内頻訊號通道13,依據訊號品質之 201018941 • 要求’每彳秦内頻訊號通道13可設置有一個或多個等化器14,用以 改善訊號的傳輸品質,在本實施例中,在每條内頻訊號通道13的 輸入端和輸出端都設置有等化器14。起始設備卡1還包括有一外 頻訊號介面15,設置於卡板10上且與起始設備介面11之間形成 複數條外頻訊號通道16,用以傳輸外頻控制訊號(容後詳述)。該外 頻訊號介面15是一 RS232型連接器。為改善訊號的傳輸品質,外 頻訊號通道16設置有一訊號改善元件160,例如SN74LVCH244、 SN74LVCH245 等元件 〇 參 請參照第二圖,目標設備卡2包括卡板20以及成對設置的目 標對外介面和目標設備介面。在本實施例中,設置有兩對目標對 外介面和目標設備介面:第一目標對外介面21和第一目標設備介 面22 ’以及第二目標對外介面23和第二目標設備介面24。目標 對外介面21、23皆為符合行業標準的MiniSAS連接器’用以連接 起始設備卡1或者連接SAS測試設備3。目標設備介面22、24是 SAS連接器用以連接目標設備。目標對外介面與目標設備介面係 成對使用,例如第一目標對外介面21和第一目標設備介面22成 φ 對使用,第二目標對外介面23和第二目標設備介面24成對使用。 該等成對使用之目標對外介面與目標設備介面係可分別同時工 作’也可僅選取其中一對工作。每對目標對外介面與目標設備介 面之間設置有兩條内頻訊號通道,其中第一目標對外介面21和第 一目標設備介面22設置有兩條第一内頻訊號通道251 ’第二目標 對外介面23和第二目標設備介面24設置有兩條第二内頻訊號通 道252。卡板20用以承載目標對外介面21、23和目標設備介面 22、24,其上設置有導電線路(未圖示),用以電性連接目標對外 介面及對應的目標設備介面。可以理解’依據訊號品質之要求’ 9 201018941 - 每條内頻訊號通道251、252均可設置有一個或多個等化器(未圖 示),用以改善訊號的傳輸品質。 通過設置卡板20的導電線路的排佈方式,目標設備卡2可以 實現内頻訊號通道的交叉作用,例如,在第二内頻訊號通道252 形成交叉(如第三A圖所示)。請參照第三B圖,目標設備卡2增 加一對目標對外介面和目標設備介面:第三目標對外介面27和第 三目標設備介面28 ’其中第三目標對外介面27為符合行業標準的 MiniSAS連接器’用以連接起始設備卡1或者連接SAS測試設備 ❹ 3,第三目標設備介面28是SAS連接器用以連接目標設備,在第 三目標對外介面27與第三目標設備介面28之間的内頻訊號通道 形成交叉。 目標設備卡2内更設置有一多路復用器260以及一開關切換 元件26’在第一目標對外介面21與多路復用器260之間形成複數 條外頻訊號通道261,多路復用器260與第一目標設備介面22之 間形成複數條外頻訊號通道262,用以傳輸外頻控制訊號。開關切 換元件26與多路復用器260之間形成複數條外頻訊號通道263, φ 用以控制達成傳輸、改變、重建外頻控制訊號之功能(容後詳述)。 可以理解’在其他實施例中,目標設備卡2可專門設置一外頻訊 號介面(未圖示)’外頻控制訊號不經過第一目標對外介面21,而 是在該專門設置之外頻訊號介面與多路復用器260之間形成外頻 訊號通道261 ’傳輸外頻控制訊號。 目標設備卡2更設置有一電源插座(未圖示),用以連接到外 部供電設備(如220V電源)以對通用偵錯輔助裝置供電。該電源 插座可採用任何形式之習知電源插座,例如通用偵錯輔助裝置之 電源插座結構可相同於筆記本電腦上之電源插座,藉此用戶可利 201018941 用其已有的筆記本電腦的電源線(配置有ac/dc裝置)為通用谓 錯輔助裝置供電’不必為本發明之通㈣錯輔助裝置供電而額外 購買電源線。 請參照第四圖,若目標設備卡2需要連接SATA目標設備,於 第-目標對外介面21和第-目標設備介面22之間設置端口選擇 元件(P〇rt SeleCti〇n) 29,將第一目標設備介面22換為SATA連接 器22’,將第-目標對外介面21的兩個内頻訊號端口連接到該端 口選擇元件29上作熱交換(熱交換此處是指在設備不斷電的情況 ©下進行端口轉換)’然後連接到該SATA連接器22,,就可連接SATA 目標設備。在其他實施例中,如第五圖所示,在第—目標設備介 面22端連接-SAS#SATA介面並帶有端口轉功能的硬碟轉接 卡(Paddle Card) 5即可連接SATA目標設備。 請注意的是,本發明通則貞錯輔助裝置之起始設備卡i和目 標設備卡2上述各介面以及所用元件(例如:等化器14、訊號改 善元件160、多路復用器、開_換元件%以及端口選擇元 件29等)之類型僅是本發明通用倾辅助裝置所舉之範例,但不 參因此限制本發明之專縣圍;實質上,本發明通用偵錯辅助裝置 可根據實際需求,採用其他協定或各類型的介面以及元件,且可 增加介面以及元件之數量。 請參照第五圖,係說明依據本發明通用偵錯辅助裝置之一應 用實例’其中起純備卡i可為-種卡板型式以方便插入一般儲 存設備如磁鱗列(RAID)設備内以執行連線偵錯,即診斷該儲存 設備^部硬料面之訊號有無異常。麵始設備卡i插人儲存設 備之前,-般儲存設備即包括一中間背板(Midplane) 41、複數個 SAS/SATA硬碟43以及機箱42,且該等sas/sata硬碟43平行堆 201018941 且排歹]且刀別經由連接元件(如SAS連接器)與背板電性連接 (未顯示),且背板41及硬碟43設置於機箱42内。 為了進行偵錯,例如當主機透過背板41無法識別或者不能正 球識別其中某—顆硬碟43,即可先將該硬碟43自機箱42内拔出, 再將本發明之起始^備卡i插人儲存設備内使背板Μ之相應介 面與起始設備介面11對接以當作起始設備,該硬碟43之相應介面 與目標α備卡2之目標設備介面對接以當作目標設備,在本實施 中硬碟43係與第一目標設備介面22對接。起始設備卡1之 ❹起始對外介面12、目標設備卡2之第—目標對外介面21分別通過 錢親輕接至SAS測試設備3之輸入端31以及輸出端32。 藉由以上連接,資訊流經由起始設備介面11、内頻訊號通道 13及起始對外介面12被導向於背板41與sas測試裝置3之輸入 端31及輸出端32之間,及/或資訊流經由第一目標設備介面22、 内頻訊號通道251及第一目標對外介面21被導向於硬碟43與SAS 測試裝置3之輸入端31及輸出端32之間。藉由以上資訊流的轉 向,可供SAS測試設備3對該儲存設備做出内部訊號的診斷。 參 π參照第六圖,斷開起始設備卡1之起始對外介面12、目標 設備卡2之第一目標對外介面21與SAS測試設備3之輸入端31 以及輸出端32間之連接,連接起始設備卡1之起始對外介面ο 於目標設備卡2之第一目標對外介面21,使硬盤43與背板41間 之直通連接,達成背板41與硬盤43間之訊號的直接通訊。 如若起始設備介面11或第一目標設備介面22上承載有一此外 頻訊號如例如背板發出之對硬碟錯誤燈號的控制訊號以及對硬盘 通电或断电的控制訊號、硬碟發出之硬盘插入訊號等,連接起始 設備卡1之外頻訊號介面15於目標設備卡2之第一起始對外介面 12 201018941 21’起始設備介面11上之外頻訊號經由外頻訊號通道16輸入至外 頻訊號介面15,經由連接綫纜(未標號)傳輸至第一目標對外介 面21 ’在第一目標對外介面21獲取這些外頻訊號後經由外頻訊號 通道261、多路復用器260、外頻訊號通道262傳輸資料給硬碟43, 完成外頻訊號傳輸功能。起始設備介面11上之外頻訊號之傳輸方 向與第一目標設備介面22上之外頻訊號之方向相反。如是,這些 外頻訊號經由本發明通用偵錯輔助裝置直接傳輸至硬碟31,而不201018941 IX. INSTRUCTIONS: [Technical Leadership of the Invention] The present invention relates to a general-purpose debugging assistance device, and more particularly to a general-purpose SAS interface debugging assistance device. [Prior Art] Serial Attached SCSI (SAS) is a high-speed transmission and support for dual-port hard disk interface technology. It is compatible with SAS/SATA (serial-scale) interface and can be accessed. The expander expands the connection function, so it can be applied not only to the server but also to various storage devices such as a disk array (RAID). At present, with the continuous upgrade of the SAS protocol version and the increase of the transmission speed, the requirements for the Debugging method are getting higher and higher, but there is no effective and simple auxiliary device on the market to help the SAS interface to locate and solve the communication. Signal errors that may be encountered during electronic product development and operation. m In the current SAS interface product development and post-operation maintenance process, the conventional debugging method is to directly connect the SAS Protocol Φ Analyzer such as SAS Tracker (SAS TRACER) with multiple cables. Between the initial device (Initiator) and the target device (Target), and perform data packet capture, protocol decoding, statistical analysis and other debugging functions. However, such a conventional debugging method using a simple cable connection has the following disadvantages: 1. The target device must be exposed to a place where the connection cable can be plugged and unplugged. When the connection interface of the target device is in the deep inner part of the chassis or the rack in the upper part, it is extremely inconvenient for the operator to plug and unplug the cable in the narrow chassis space or on the upper frame; In some designs, the SAS interface will need to carry some transmissions of the external frequency signal 201018941 - (0ut_of-Band signaling), such as the control signal for the hard disk error light signal. If the conventional storage method by wire connection is used, the external frequency signals will be lost after passing the protocol analyzer, which will destroy the integrity of the system function. In view of the above shortcomings, especially in the case where the current signal transmission rate is required to be 3 〇 and 6 GHz, it is difficult to ensure the reliability of signal transmission by the conventional method of connection. In order to solve the above problem, the prior art has proposed a (four) auxiliary card, which includes a plurality of interfaces, and when the debugging operation is performed, the initial device card, the target device, and the test device are simultaneously connected, and the line is reduced. The use of the cable, the connection stability, and convenient on-site operation, easy to insert and pull. However, the conventional debug auxiliary card needs to connect multiple devices at the same time, and the circuit design and structural design are complicated, which is not conducive to lowering the cost. Therefore, it is necessary to provide a novel debugging aid to overcome the shortcomings of the conventional debugging auxiliary card. SUMMARY OF THE INVENTION One main object of the present invention is to provide a universal debugging auxiliary device, which has low circuit design complexity, easy realization of structural components, wide application range, low cost, high connection stability, convenient on-site operation and insertion and removal. easily. Another object of the present invention is to provide a universal debugging assistance device that can avoid losing the external frequency signal 'to maintain the integrity of the system function.>> Other objects and advantages of the present invention can be further derived from the technical features disclosed in the present invention. Understanding. In order to achieve the above object, an embodiment of the present invention provides a universal debugging assistance device that connects a test device to an initial device or/and a target device for debugging. 7 201018941 • It includes: - a starting device card And a target device card, the initial device card includes a starting external interface and a starting device interface, the initial external interface is used to connect to the testing device, and the initial setting interface is used to connect the starting device. The device card includes a target external interface and a target device interface. The target external interface is used to connect to the test device, and the target device interface is used to connect to the target device. Compared with the prior art, the universal debugging auxiliary device of the invention adopts a double card design, respectively designing a starting device card and a target device card, has low circuit design complexity, easy realization of structural components, wide application range, and firmware. The development cost is low, the total cost is reduced, φ has the advantages of high connection stability, convenient on-site operation and easy insertion and removal. In order to make the above description of the present invention more comprehensible, the following description of the preferred embodiments and the accompanying drawings will be described in detail as follows: [Embodiment] Please refer to the first figure, which is a The general-purpose debugging assistance device of the preferred embodiment is configured to detect a start device or/and a target device, and mainly includes: a start device card 1 and a target device card 2. The Φ start device card 1 includes a card board 10, a start device interface 11, and a start external interface 12. In this embodiment, the card board 1 is used to carry the initial device interface 11 and the initial external interface 12. The card board 10 is provided with a conductive line (not shown) for electrically connecting the starting device interface 11 and the starting external interface 12. The head device interface u is a SAS connector for connecting to the head device. The initial external interface 12 is an industry standard MimSAS connector for connecting a target device card 2 or a SAS test device 3, such as a SAS protocol analyzer or SAS information generator (Generator) or SAS information interference emission. (jammer) and so on. A plurality of internal frequency signal channels 13 are disposed between the initial device interface and the initial external interface 12, and the signal quality is 201018941. • The 'internal frequency channel 13 can be set with one or more equalizers. 14. In order to improve the transmission quality of the signal, in the embodiment, the equalizer 14 is disposed at the input end and the output end of each of the internal frequency signal channels 13. The initial device card 1 further includes an external frequency signal interface 15 disposed on the card 10 and forming a plurality of external frequency signal channels 16 between the initial device interface 11 for transmitting the FSB control signal. ). The external frequency signal interface 15 is an RS232 type connector. In order to improve the transmission quality of the signal, the external frequency signal channel 16 is provided with a signal improving component 160, such as SN74LVCH244, SN74LVCH245, etc. Please refer to the second figure, the target device card 2 includes the card board 20 and the paired target external interface and Target device interface. In this embodiment, two pairs of target external interface and target device interfaces are provided: a first target external interface 21 and a first target device interface 22', and a second target external interface 23 and a second target device interface 24. Target The external interfaces 21 and 23 are industry-standard MiniSAS connectors used to connect the initial device card 1 or to the SAS test device 3. The target device interfaces 22, 24 are SAS connectors for connecting to the target device. The target external interface is paired with the target device interface. For example, the first target external interface 21 and the first target device interface 22 are used in φ, and the second target external interface 23 and the second target device interface 24 are used in pairs. The target of the paired use can work simultaneously with the external interface and the target device interface, or only one pair of jobs can be selected. Two internal frequency signal channels are disposed between each pair of target external interface and the target device interface, wherein the first target external interface 21 and the first target device interface 22 are provided with two first internal frequency signal channels 251. The interface 23 and the second target device interface 24 are provided with two second internal frequency signal channels 252. The card board 20 is configured to carry the target external interfaces 21, 23 and the target device interfaces 22, 24, and is provided with conductive lines (not shown) for electrically connecting the target external interface and the corresponding target device interface. It can be understood that 'depending on the quality of the signal' 9 201018941 - Each of the internal frequency signal channels 251, 252 can be provided with one or more equalizers (not shown) to improve the transmission quality of the signal. By setting the arrangement of the conductive lines of the card board 20, the target device card 2 can implement the crossover of the internal frequency signal channels, for example, forming a crossover in the second internal frequency signal channel 252 (as shown in FIG. 3A). Referring to FIG. 3B, the target device card 2 adds a pair of target external interfaces and target device interfaces: a third target external interface 27 and a third target device interface 28 'where the third target external interface 27 is an industry standard MiniSAS connection ' is used to connect the initial device card 1 or to the SAS test device ❹ 3, and the third target device interface 28 is a SAS connector for connecting the target device between the third target external interface 27 and the third target device interface 28. The internal frequency signal channels form an intersection. A multiplexer 260 and a switch switching component 26 ′ are further disposed in the target device card 2 to form a plurality of external frequency signal channels 261 between the first target external interface 21 and the multiplexer 260. A plurality of external frequency signal channels 262 are formed between the user 260 and the first target device interface 22 for transmitting the FSB control signals. A plurality of external frequency signal channels 263 are formed between the switch switching element 26 and the multiplexer 260, and φ is used to control the function of transmitting, changing, and reconstructing the external frequency control signal (described in detail later). It can be understood that in other embodiments, the target device card 2 can specifically set an external frequency signal interface (not shown). The FSB control signal does not pass through the first target external interface 21, but the dedicated external frequency signal is set. An external frequency signal channel 261' is formed between the interface and the multiplexer 260 to transmit the FSB control signal. The target device card 2 is further provided with a power outlet (not shown) for connecting to an external power supply device (e.g., a 220V power source) to supply power to the universal debug assist device. The power socket can adopt any form of conventional power socket, for example, the power socket structure of the universal debugging auxiliary device can be the same as the power socket on the notebook computer, so that the user can use the power cord of the existing notebook computer in 201018941 ( Equipped with an ac/dc device) to supply power to the universal error-assist auxiliary device. It is not necessary to purchase power lines for powering the (four) wrong auxiliary device of the present invention. Referring to the fourth figure, if the target device card 2 needs to be connected to the SATA target device, a port selection component (P〇rt SeleCti〇n) 29 is provided between the first target external interface 21 and the first target device interface 22, which will be the first The target device interface 22 is replaced by a SATA connector 22', and the two internal frequency signal ports of the first target external interface 21 are connected to the port selection component 29 for hot swapping (heat exchange here means that the device is continuously powered In case #, port conversion is performed] 'and then connected to the SATA connector 22, the SATA target device can be connected. In other embodiments, as shown in FIG. 5, a SATA target device can be connected to a hard disk adapter card (Paddle Card) 5 with a port-to-send function connected to the -SAS#SATA interface on the interface of the target device interface 22. . Please note that the initial device card i and the target device card 2 of the present invention are both the above-mentioned interfaces and the components used (for example, the equalizer 14, the signal improving component 160, the multiplexer, the open_ The type of the component % and the port selection component 29, etc.) is only an example of the general tilt assist device of the present invention, but does not limit the scope of the present invention; in essence, the universal debug assist device of the present invention can be based on actual conditions. Requirements, other agreements or types of interfaces and components are used, and the number of interfaces and components can be increased. Please refer to the fifth figure for explaining an application example of the universal debugging auxiliary device according to the present invention. The pure standby card i can be a card type to facilitate insertion into a general storage device such as a magnetic scale column (RAID) device. Perform connection debugging, that is, diagnose whether the signal of the hard surface of the storage device is abnormal. Before the device card is inserted into the storage device, the general storage device includes a midplane 41, a plurality of SAS/SATA hard disks 43 and a chassis 42, and the sas/sata hard disks 43 are parallel piled 201018941. And the blade is electrically connected to the backplane via a connecting component (such as a SAS connector) (not shown), and the backboard 41 and the hard disk 43 are disposed in the chassis 42. In order to perform debugging, for example, when the host cannot identify the hard disk 43 through the backboard 41 or can not recognize the hard disk 43 by the ball, the hard disk 43 can be pulled out from the chassis 42 first, and then the start of the present invention ^ The backup card is inserted into the storage device to interface the corresponding interface of the backplane with the initial device interface 11 as a starting device, and the corresponding interface of the hard disk 43 is interfaced with the target device of the target alpha backup card 2 to serve as a boot device. The target device, in the present embodiment, the hard disk 43 is interfaced with the first target device interface 22. The first device external interface 12 of the initial device card 1 and the target external interface 21 of the target device card 2 are respectively connected to the input terminal 31 and the output terminal 32 of the SAS test device 3. With the above connection, the information flow is directed between the backplane 41 and the input end 31 and the output end 32 of the sas test device 3 via the start device interface 11, the internal frequency signal channel 13 and the initial external interface 12, and/or The information flow is directed between the hard disk 43 and the input terminal 31 and the output terminal 32 of the SAS test device 3 via the first target device interface 22, the internal frequency signal channel 251 and the first target external interface 21. Through the above information flow, the SAS test equipment 3 can be used to diagnose the internal signal of the storage device. Referring to the sixth figure, the connection between the external interface 12 of the initial device card 1, the first target external interface 21 of the target device card 2, and the input terminal 31 and the output terminal 32 of the SAS test device 3 is disconnected. The initial interface of the initial device card 1 is the first target external interface 21 of the target device card 2, and the direct connection between the hard disk 43 and the backplane 41 is achieved, and direct communication between the signal between the backboard 41 and the hard disk 43 is achieved. If the initial device interface 11 or the first target device interface 22 carries a control signal such as, for example, a hard disk error signal issued by the backplane, and a control signal for powering on or off the hard disk, a hard disk issued by the hard disk. Inserting a signal, etc., connecting the peripheral device card 1 to the external signal interface 15 at the first start of the target device card 2, the external interface 12 201018941 21', the external device signal 11 is input to the external frequency signal via the external frequency signal channel 16 The frequency signal interface 15 is transmitted to the first target external interface 21 ′ via the connection cable (not labeled), and the external frequency signal is acquired by the first target external interface 21, and then the external frequency signal channel 261, the multiplexer 260, and the external The frequency channel 262 transmits data to the hard disk 43 to complete the function of transmitting the external frequency signal. The transmission direction of the external frequency signal on the originating device interface 11 is opposite to the direction of the external frequency signal on the first target device interface 22. If so, these external frequency signals are directly transmitted to the hard disk 31 via the universal debugging assisting device of the present invention, instead of

必通過SAS測試裝置3,從而可以避免如習知技術有外頻訊號丟 失的問題’故本發明在進行除錯程序的同時亦能保有系統功能之 完整性。另,根據操作者之需要,經由開關切換元件26之控制, 可以控制背板41或硬盤43發出之外頻訊號完成傳輸、或覆蓋背 板41或硬盤43發出之外頻訊號,甚或直接虛擬背板或硬盤發出 該等外頻訊號,因此可以實現這些外頻訊號的傳輸控制的功能以 及改變、重建、模擬這些外頻訊號的功能,因此本發明之通用偵 錯辅助裝置具有較佳的偵錯靈活性。本發明之通用偵錯辅助裝置 可以增設更多個起始設備卡!或目標設備卡2,用於_個目標設備 與多個起始設備之間的同時賴,或者用於多個目標設備與一個 起始設備之_同時偵錯,還可以驗多個目標設備與多個起始 設備之間的偵錯,原理同上,不贅述。 於上述應用實例中,起始設備卡1的卡板10之長度略大於或 等於硬碟43之長度,插人機箱42内後,該起始設備卡i之起始 對外介面I2以及外頻訊號介面ls暴露於機箱Μ外以利與其他 設備連接。㈣起始設備卡1是處於機箱42的賴,故可由背板 41直接提供電源,亦㈣用背板41上之sas連㈣之電源端子 '星由起始&備介面u之對應的電源端子向起始設備卡1提供電 13 201018941 • 源。起始設備卡1也可設置一電源插座(未圖示),用以連接到外 部供電設備(如220V電源)以對通用偵錯辅助裝置供電,原理同 目標設備卡2的電源插座,不贅述。 請參照第七圖,係本發明通用偵錯辅助裝置用於儲存設備内 之硬碟43本身之偵錯之應用實例。當硬碟43與背板41間之線路 良好而僅僅是硬碟43本身出現問題時,本發明通用偏錯辅助裝置 可連接一 SAS/SATA資訊產生器6對硬碟43進行偵錯。本發明通 用偵錯輔助裝置之目標設備卡2的第一目標設備介面22與硬碟43 e 之相應介面對接,第一目標對外介面21耗接至SAS/SATA資^產 生器6’僅使資訊在SAS/SATA資訊產生器6與硬碟43之間交、直, SAS/SATA資訊產生器6發出測試訊號,根據硬碟43之響應,判 斷並且偵錯硬碟43出現的問題》 本發明通用偵錯輔助裝置採用雙卡式設計,分別設計起始設 備卡1以及目標設備卡2,電路設計複雜度低、結構件容易實現、 適用範圍廣、韌體開發成本低、降低了總成本,且具有連接穩固 性高,現場操作方便以及插拔容易等優點。 〇 综上所述’本發明確已符合發明專利之要件,爰依法提出專 利申請》惟’本發明已以較佳實施例揭露如上,然其並非用以限 定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發 明之精神和範圍内,當可作些許之更動與潤飾,因此本發明之保 護範圍當視後附之申請專利範圍所界定者為準。另外,本發明的 任一實施例或申請專利範圍不須達成本發明所揭露之全部目的或 優點或特點。此外,摘要部分和標題僅是用來辅助專利文件搜尋 之用,並非用來限制本發明之權利範圍。 201018941 - 【圖式簡單說明】 第一圖係本發明通用偵錯輔助裝置之起始設備卡之結構示意 圖。 第二圖係本發明通用偵錯辅助裝置之目標設備卡之結構示意 圖。 第三A圖係本發明通用偵錯輔助裝置之目標設備卡之實現内 頻訊號通道的交叉的連接示意圖。 第三B圖係本發明通用偵錯輔助裝置之目標設備卡之另一實 φ 施方式之實現内頻訊號通道的交叉的連接示意圖。 第四圖係本發明通用偵錯輔助裝置之目標設備卡之又一實施 方式之連接示意圖。 第五圖係本發明通用偵錯輔助裝置一應用實例之連接示意 圖。 第六圖係本發明通用偵錯辅助裝置另一應用實例之連接示意 圖。 第七圖係本發明通用偵錯辅助裝置又一應用實例之連接示意 ❿圖。 【主要元件符號說明】 起始設備卡 1 卡板 10 起始設備介面 11 對外介面 12 内頻訊號通道 13 15 201018941It is necessary to pass the SAS test apparatus 3, so that the problem of loss of the external frequency signal as in the prior art can be avoided. Therefore, the present invention can maintain the integrity of the system function while performing the debug program. In addition, according to the needs of the operator, the control of the switching element 26 can control the backplane 41 or the hard disk 43 to transmit the external frequency signal, or cover the external signal transmitted by the backboard 41 or the hard disk 43, or even the virtual back. The external frequency signal is transmitted by the board or the hard disk, so that the function of the transmission control of the external frequency signals and the function of changing, reconstructing and simulating the external frequency signals can be realized. Therefore, the universal debugging auxiliary device of the present invention has better debugging. flexibility. The universal debugging aid of the present invention can add more starting device cards! Or the target device card 2, for simultaneous use between _ target devices and multiple start devices, or for simultaneous debugging of multiple target devices and one start device, and also for detecting multiple target devices and The debugging between multiple initiating devices is the same as above and will not be described. In the above application example, the length of the card 10 of the initial device card 1 is slightly greater than or equal to the length of the hard disk 43. After the chassis 42 is inserted, the initial interface I2 of the initial device card i and the external frequency signal are The interface ls is exposed to the outside of the chassis to facilitate connection with other devices. (4) The initial device card 1 is located in the chassis 42, so that the power supply can be directly provided by the backboard 41, and (4) the power supply terminal of the sas connection (4) on the backplane 41 is used as the power source corresponding to the start & The terminal supplies power to the starting device card 1 2010 18941 • Source. The initial device card 1 can also be provided with a power socket (not shown) for connecting to an external power supply device (such as a 220V power supply) to supply power to the universal debugging auxiliary device. The principle is the same as that of the target device card 2, and will not be described. . Referring to the seventh figure, the general error debugging auxiliary device of the present invention is used for an application example of the debugging of the hard disk 43 itself in the storage device. When the line between the hard disk 43 and the backplane 41 is good and only the hard disk 43 itself has a problem, the universal error assisting apparatus of the present invention can be connected to a SAS/SATA information generator 6 to detect the hard disk 43. The first target device interface 22 of the target device card 2 of the universal debugging auxiliary device of the present invention is connected to the corresponding interface of the hard disk 43 e, and the first target external interface 21 is consumed by the SAS/SATA resource generator 6 ′ only for information. The SAS/SATA information generator 6 communicates with the hard disk 43 and the SAS/SATA information generator 6 issues a test signal to judge and debug the problem of the hard disk 43 according to the response of the hard disk 43. The debugging aid adopts a double-card design to design the initial device card 1 and the target device card 2 respectively, which has low circuit design complexity, easy realization of structural components, wide application range, low development cost of the firmware, and reduced total cost, and It has the advantages of high connection stability, convenient on-site operation and easy insertion and removal. In summary, the present invention has indeed met the requirements of the invention patent, and the patent application is filed according to the law. However, the present invention has been disclosed in the preferred embodiments as above, but it is not intended to limit the invention, and is not in any technical field. In general, the scope of protection of the present invention is defined by the scope of the appended claims. In addition, any of the objects or advantages or features of the present invention are not to be construed as being limited by the scope of the invention. In addition, the abstract sections and headings are only used to assist in the search of patent documents and are not intended to limit the scope of the invention. 201018941 - [Simplified description of the drawings] The first figure is a schematic diagram of the structure of the initial device card of the universal debugging auxiliary device of the present invention. The second figure is a schematic structural view of a target device card of the universal debug assist device of the present invention. The third A diagram is a schematic diagram of the connection of the target device card of the universal debugging auxiliary device of the present invention to realize the crossover of the internal frequency signal channel. The third B diagram is a schematic diagram of the connection of the target signal card of the universal debugging auxiliary device of the present invention to realize the intersection of the internal frequency signal channels. The fourth figure is a connection diagram of still another embodiment of the target device card of the universal debugging auxiliary device of the present invention. The fifth figure is a connection diagram of an application example of the universal debugging assisting apparatus of the present invention. Fig. 6 is a connection diagram showing another application example of the universal debug assisting apparatus of the present invention. Fig. 7 is a schematic diagram showing the connection of still another application example of the universal debugging auxiliary device of the present invention. [Main component symbol description] Start device card 1 card board 10 Start device interface 11 External interface 12 Internal frequency signal channel 13 15 201018941

等化器 14 外頻訊號介面 15 外頻訊號通道 16 訊號改善元件 160 目標設備卡 2 卡板 20 第一目標對外介面 21 第一目標設備介面 22 SATA連接器 22’ 第二目標對外介面 23 第二目標設備介面 24 第一内頻訊號通道 251 第二内頻訊號通道 252 開關切換元件 26 多路復用器 260 外頻訊號通道 261 ' 262 ' 263 第三目標對外介面 27 第三目標設備介面 28 端口選擇元件 29 SAS測試設備 3 背板 41 16 201018941 機箱 42 硬碟 43 硬碟轉接卡 5 資訊產生器 6Equalizer 14 External frequency signal interface 15 External frequency signal channel 16 Signal improvement component 160 Target device card 2 Card board 20 First target external interface 21 First target device interface 22 SATA connector 22' Second target external interface 23 Second Target device interface 24 First internal frequency signal channel 251 Second internal frequency signal channel 252 Switching switching element 26 Multiplexer 260 External frequency signal channel 261 ' 262 ' 263 Third target external interface 27 Third target device interface 28 Port Select component 29 SAS test equipment 3 Backplane 41 16 201018941 Chassis 42 Hard disk 43 Hard disk riser card 5 Information generator 6

1717

Claims (1)

201018941 十、申請專利範圍: 1. 一種通用偵錯輔助裝置,用於連接一測試設備對一起始設 備或/及一目標設備偵錯,其包括: 一起始設備卡,包括一起始對外介面以及一起始設備介面, 該起始對外介面用以連接該測試設備,該起始設備介面用以連接 該起始設備;以及 一目標設備卡,包括一目標對外介面以及一目標設備介面, 該目標對外介面用以連接該測試設備,該目標設備介面用以連接 Φ 該目標設備。 2. 如申請專利範圍第1項所述之通用偵錯辅助裝置,其中該 起始對外介面、該起始設備介面、該目標對外介面以及該目標設 備介面係採用SAS協定。 3. 如申請專利範圍第1項所述之通用偵錯輔助裝置,其中目 標設備係一儲存設備之一硬碟,起始設備係該儲存設備之一中間 背板。 4. 如申請專利範圍第3項所述之通用偵錯輔助裝置,其中該 參儲存設備包括一機箱,該起始設備卡插置於該機箱内與該背板電 性連接,該起始對外介面暴露於該機箱外俾可向外連接。 5. 如申請專利範圍第3項所述之通用偵錯辅助裝置,其中該 起始設備卡的電源取自于該背板。 6·如申請專利範圍第〗項所述之通用偵錯辅助裝置,其中該 起始fcc備卡之起始對外介面與該目標設備卡之目標對外介面連 接,可使硬盤與背板直通連接,達成背板與硬盤間之訊號的直接 通訊。 7.如申請專利範圍第1項所述之通用偵錯辅助裝置,其中該 18 201018941 -起始設備卡還包括—卡板,其上設置有導電線路心電性 該起始設備介面以及該起始對外介面。 8.如申料利範圍第丨項所述之通用偵錯辅助裝置其中該 起始設備卡還包括有-外頻訊號介面,與該起始設備介面之間形/ 成複數條外頻訊號通道,用以傳輸外頻控制訊號。 9·如申請專利範圍第丨項所述之通㈣錯輔魏置,其中該 目標設備卡之該目標對外介面與該目標設備介㈣成對使用該 目標設備卡更包括複數對目標對外介面與目標設備介面,該複= ©對目標對外介面與目標設備介面係可分別卫作,或僅選 對工作。 、 10.如申請專利範圍第!項所述之通用摘錯辅助装置其中該 目標設備卡還包括-卡板,其上設置有導電線路用以電性連接/ 該目標對外介面與該目標設備介面。 〇 11·如中請專職圍第1項所述之通關錯辅助裝置,其中該 目標設備卡之該目標對外介面與該目標設備介面之間設置有複數 條外頻訊號通道,該目標設備卡還包括_^路㈣Μ及一開關 切換元件’該開_換元件經由該多路復用器接人該複數條外頻 訊號通道,用以控制外頻訊號的傳輸以及實現改變、重建、模擬 這些外頻訊號的功能。 12. 如申請專利範圍第μ所述之通用偵錯輔助裝置其中讀 起始設備卡之起始設備介面與起始料介面之間設置有複數條内Χ 頻訊號通道,該目標設備卡之目標對外介面與目狀備介面之間 設置有複數條_訊號通道,其中至少—條内頻訊號通道内設置 有等化器,用以改善訊號的傳輸品質。 13. 如申請專利範圍第丨項所述之通用偵錯辅助裝置,其中鸽 201018941 和該目標設備卡至少其中之—更包括,插座,用 卜°卩供電ά備’使外部供t設備經㈣t源插座為該 通用偵錯辅助裝置供電。 14.如中#專利範圍第丨項所述之朝賴輔助裝置 ,其中該 目標設備卡更包括-端口選擇元件(pGrtseieeti()n)以及一 ·Α 連接器,該端π選擇元件-端與該目標對外介面連接作熱交換, 另端連接該SATA連接器連接,該8八丁八連接器用以連接SATA 目標設備。201018941 X. Patent application scope: 1. A universal debugging auxiliary device for connecting a test device to an initial device or/and a target device for debugging, comprising: an initial device card, including a starting external interface and together a start device interface, the start external interface is used to connect to the test device, the start device interface is used to connect the start device, and a target device card includes a target external interface and a target device interface, the target external interface Used to connect to the test device, the target device interface is used to connect Φ the target device. 2. The universal debugging assistance device of claim 1, wherein the initial external interface, the initial device interface, the target external interface, and the target device interface adopt a SAS protocol. 3. The universal debugging assistance device of claim 1, wherein the target device is a hard disk of one of the storage devices, and the initial device is an intermediate backplane of the storage device. 4. The general-purpose debugging assistance device of claim 3, wherein the storage device comprises a chassis, and the initial device card is inserted into the chassis and electrically connected to the backplane, the initial external The interface is exposed to the outside of the chassis and can be connected outward. 5. The universal debug assist device of claim 3, wherein the power of the originating device card is taken from the backplane. 6. The general error detection auxiliary device according to the application scope of the patent application, wherein the initial interface of the initial fcc backup card is connected to the target external interface of the target device card, so that the hard disk and the backplane are directly connected. A direct communication between the signal between the backplane and the hard disk is achieved. 7. The universal debugging assistance device according to claim 1, wherein the 18 201018941 - the initiating device card further comprises a card board on which the conductive line electrocardiogram is provided and the starting device interface Beginning with the external interface. 8. The universal debugging auxiliary device according to the item of claim 2, wherein the initial device card further comprises an external frequency signal interface, and a plurality of external frequency signal channels are formed between the initial device interface and the initial device interface. For transmitting the FSB control signal. 9. If the target device card is used in the target device card, the destination device card is paired with the target device (4), and the target device card further includes a plurality of target external interfaces and Target device interface, the complex = © target external interface and target device interface can be separately guarded, or only selected work. 10. If you apply for a patent scope! The universal erroneous auxiliary device of the present invention, wherein the target device card further comprises a card board, and the conductive circuit is disposed thereon for electrically connecting the target external interface to the target device interface. 〇11·············································································· The method includes a _^ road (four) Μ and a switch switching component. The open-switching component receives the plurality of external frequency signal channels via the multiplexer to control transmission of the external frequency signal and implement change, reconstruction, and simulation. The function of the frequency signal. 12. The general error debugging auxiliary device according to the application scope of the invention, wherein a plurality of intra-frequency signal channels are disposed between the initial device interface and the starting material interface of the read start device card, and the target device card target A plurality of signal channels are disposed between the external interface and the target interface, and at least one of the internal frequency signal channels is provided with an equalizer to improve the transmission quality of the signal. 13. For the general-purpose debugging aid as described in the scope of the patent application, in which the pigeon 201018941 and the target equipment card are at least one of them - the socket is powered by the power supply device to make the external device t (4) The source outlet powers the universal debug assist device. 14. The accessory device of claim 1, wherein the target device card further comprises a port selection component (pGrtseieeti()n) and a Α connector, the terminal π selection component-end and The target is hot-exchanged for the external interface connection, and the other end is connected to the SATA connector, and the 8-eight-eight connector is used to connect the SATA target device. 15.如申請專利範圍第1項所述之通用偵錯輔助裝置,更包括 —SAS轉SATA介面並帶有端口選擇功能的硬碟轉接卡(paddle Card )’其一端用以與目標設備介面連接,另一端用以連接satA 目標設備。15. The universal debugging auxiliary device according to claim 1, further comprising a hard disk adapter card with a port selection function of a SAS to SATA interface, one end of which is used to interface with a target device. Connected to the other end to connect to the satA target device. 2020
TW97143570A 2008-11-11 2008-11-11 Universal debug auxiliary device TW201018941A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW97143570A TW201018941A (en) 2008-11-11 2008-11-11 Universal debug auxiliary device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW97143570A TW201018941A (en) 2008-11-11 2008-11-11 Universal debug auxiliary device

Publications (1)

Publication Number Publication Date
TW201018941A true TW201018941A (en) 2010-05-16

Family

ID=44831508

Family Applications (1)

Application Number Title Priority Date Filing Date
TW97143570A TW201018941A (en) 2008-11-11 2008-11-11 Universal debug auxiliary device

Country Status (1)

Country Link
TW (1) TW201018941A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI412771B (en) * 2010-05-24 2013-10-21 Hon Hai Prec Ind Co Ltd Sas interface output signal detecting apparatus
CN104035851A (en) * 2013-03-05 2014-09-10 纬创资通股份有限公司 Method for testing storage device and computer program product

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI412771B (en) * 2010-05-24 2013-10-21 Hon Hai Prec Ind Co Ltd Sas interface output signal detecting apparatus
CN104035851A (en) * 2013-03-05 2014-09-10 纬创资通股份有限公司 Method for testing storage device and computer program product
TWI482016B (en) * 2013-03-05 2015-04-21 Wistron Corp Test method for a storage device and computer program product executing the same

Similar Documents

Publication Publication Date Title
JP5889904B2 (en) Device, system, method and computer readable storage medium for utilization of USB resources
WO2017166211A1 (en) Testing functional component and data debugging method
US7093033B2 (en) Integrated circuit capable of communicating using different communication protocols
CN101359309A (en) Status indication apparatus for hard disc of serial connection small computer system interface and method
CN109946590A (en) A kind of board interconnecting device and test macro
TW201301054A (en) Hard disc expanding device and expanding module
CN105868140A (en) A mobile apparatus
CN102467431A (en) SATA interface test device and test method thereof
JP3140192U (en) Transmission cable for transmitting E-SATA signal and power
TW201018941A (en) Universal debug auxiliary device
CN102749958B (en) Mainboard and server adopting same
US20090113454A1 (en) System and method of testing bridge sas channels
CN101751314B (en) Universal error detecting auxiliary device
WO2024108938A1 (en) Hard drive control apparatus and method, device, nonvolatile readable storage medium, and server
CN102236594A (en) SAS (serial attached SCSI) interface test device and test method thereof
JP2013068609A (en) Test card
CN101620558B (en) General debugging-assistant device
CN215219678U (en) PCIE dual junction test fixture device
CN212541318U (en) Board card function test system
CN101639798A (en) Method for testing USB signal based on blade server
TW201001158A (en) Universal debug auxiliary device
TW201243584A (en) SAS interface output signal detection device
CN112968332A (en) Compatible device and method for switching TYPE-C interface of tablet personal computer mainboard to UART serial port communication
CN101436166A (en) Data transmission apparatus and control method thereof
JP3166634U (en) Power supply device for USB devices