TW201005883A - Method for manufacturing soi wafer - Google Patents

Method for manufacturing soi wafer Download PDF

Info

Publication number
TW201005883A
TW201005883A TW98109182A TW98109182A TW201005883A TW 201005883 A TW201005883 A TW 201005883A TW 98109182 A TW98109182 A TW 98109182A TW 98109182 A TW98109182 A TW 98109182A TW 201005883 A TW201005883 A TW 201005883A
Authority
TW
Taiwan
Prior art keywords
wafer
soi wafer
glass
hydrogen peroxide
ammonia
Prior art date
Application number
TW98109182A
Other languages
Chinese (zh)
Other versions
TWI483350B (en
Inventor
Shoji Akiyama
Yoshihiro Kubota
Atsuo Ito
Kouichi Tanaka
Makoto Kawai
Yuji Tobisaka
Hiroshi Tamura
Original Assignee
Shinetsu Chemical Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinetsu Chemical Co filed Critical Shinetsu Chemical Co
Publication of TW201005883A publication Critical patent/TW201005883A/en
Application granted granted Critical
Publication of TWI483350B publication Critical patent/TWI483350B/en

Links

Landscapes

  • Cleaning Or Drying Semiconductors (AREA)

Abstract

Disclosed is a process for producing an SOI wafer that can efficiently remove an ion-implanted defect layer present in an ion-implanted layer near a flaked face flaked by an ion implantation flaking method, can ensure the in-plane evenness of a substrate, and can realize lowered cost and enhanced throughput. The process for producing an SOI wafer comprises at least the step of providing a laminated substrate comprising a silicon wafer or a silicon wafer with an oxide film, in which an ion-implanted layer has been formed by implanting a hydrogen ion, a rare gas ion, or both the hydrogen ion and the rare gas ion, and a handle wafer stacked on the silicon wafer, the step of performing peeling along the ion-implanted layer to transfer the silicon wafer onto the handle wafer and thus to form a separated SOI wafer, the step of immersing the separated SOI wafer in an ammonia hydrogen peroxide water, and the step of heat treating the separated SOI wafer immersed in the ammonia hydrogen peroxide water at a temperature of 900 DEG C or above and/or the step of subjecting a thin film layer of silicon of the separated SOI wafer immersed in the ammonia hydrogen peroxide water to CMP polishing by a thickness of 10 to 50 nm.

Description

201005883 六、發明說明: 【發明所屬之技術領域】 本發明係關於SOI晶圓之製造方法,尤其是關於藉由 離子注入法改善薄膜化.轉印之矽薄膜之表面處理方法之 SOI晶圓之製造方法’以及施以噴砂處理之玻璃處理面之 洗淨方法。 Φ 【先前技術】 爲了實現到降低寄生容量、設備之高速化•省電力化 而廣泛使用絕緣層上砍(Silicon on Insulator,SOI)基 板。 近年來,爲了做出完全空乏層型SOI裝置而對SOI 層(矽層)爲10〇nm以下之薄膜SOI之需求升高。其係 由於藉使SOI層薄膜化而可期待設備之高速化之故。 伴隨著SOI層之薄膜化,導致所要求之面內膜厚之均 • 句性亦更爲嚴格。 一般之薄膜SOI晶圓係藉由預先將氫離子注入供體晶 圓(donor wafer)中,然後與處理晶圓進行貼合,將沿著 氫離子注入界面將薄膜自供體側轉印至處理側之SOITEC 法或SiGen法製造,但此時,所轉印之矽薄膜中殘留約 0.1 μιη左右之離子注入缺陷層(無定型層),且薄膜表面 中導入有以RMS測得之數nm以上之面粗操(參照例如非 專利文獻1)。 其中,所謂的SOITEC法係使供體•操作兩晶圓在室 201005883 溫下貼合隨後升溫至500 °C附近,在氫注入界面處形成稱 爲微孔穴之空孔並進行熱剝離、轉印薄膜之方法。 另一方面,所謂的SiGen法係以進行表面電漿活性化 處理作爲貼合供體.操作兩晶圓之前處理,在室溫下貼合 ,此時達成高的結合強度,且依據需要施加低溫(30(TC 左右)之熱處理後,對氫離子注入界面施加機械衝擊進行 剝離,而轉印薄膜之方法。該SiGen法由於係比SOITEC 法更低溫之製程,因此爲適於製造熱膨脹率不同之晶圓彼 修 此之貼合(例如石英上之矽:SOQ )之製造方法。 其中,如前述之SOITEC法或SiGen法於剝離面之表 面部分中因離子注入而存在有導入之離子注入缺陷層。去 除該缺陷層使表面平滑化之方法已經被提出。 其一爲硏磨與離子注入缺陷層之厚度相同程度厚度之 0.1 μιη左右,去除離子注入缺陷層之方法。然而,該方法 由於硏磨不均一,而有難以獲得殘膜厚度之面內均勻性之 問題點。 @ 至於其他方法亦考慮藉由高溫熱處理恢復受損層之結 晶性,隨後進行以去除表面凹凸之稱爲接觸拋光之數十 nm硏磨之方法。亦有於此時經歷於氛圍氣體中使用氫氣 進行接觸拋光之步驟進行表面平滑化之報告(參照例如非 ’ 專利文獻2)。 然而,由於施加高溫氫熱處理步驟,而產生金屬污染 或基板之翹起、製造成本之上昇、產量下降等新的問題。 另外由於氫氣會蝕刻矽而有難以獲得基板間•基板面內之 -6- 201005883 膜厚均勻性之缺點。 又處理晶圓爲矽以外之低熔點物質(石英、玻璃等) 之SOI晶圓由於並無法施加高溫熱處理,故問題更嚴重。 又,亦以報告對一般以氫離子注入法(SOITEC法或 SiGen法等)製作之SOI晶圓之矽薄膜於剛轉印後之表面 ,以AMF觀察Ιχίμιη範圍時,存在有以RMS表示之8nm 左右之面粗糙度及峰對谷(P-V)爲64.5 nm左右之凹凸( φ 例如參考非專利文獻3 )。認爲若於狹小如1 X 1 μιη範圍即 存在有64.5nm之凹凸,則認爲晶圓全面上將具有更大的 凹凸(100nm以上)。因此,有必要減低表面之面內粗度 〇 進行玻璃、石英等之SiO 2基礎之基板、零件等之霧 化‘處理(結霜處理,frost treatment)之際,使用有噴砂 法。此方法爲對進行處理之面吹附氧化鋁或二氧化矽微粉 而使變粗糙之方法,已廣泛使用於各種用途。 • 然而,於電子材料或裝置領域中,以該等方法所製作 之霧面多少仍有問題點。其一爲微粒(異物)問題,其係 最後殘留在經噴砂粉處理之面上,或由粗糙處理面之銳角 部分或破裂、損傷部分引起之發塵。該等問題大多爲以一 般的洗淨無法對應之情況。又,此異物起因之金屬污染於 電子材料領域尤其嚴重。 尤其,在半導體領域中使用施以此霧化處理者之情況 ,微粒問題具有致命性。例如於擴散爐等中使用之晶圓之 石英舟等,爲了防止晶圓密著於保持晶圓之溝內而有施加 201005883 霧化處理之情況,但由於經歷高溫製程故對於與微粒同時 之金屬污染亦有必要思及對策。又,如SOQ (石英上矽) 或SOG (玻璃上矽)之透明基板以使各種裝置之基板辨識 感測器可辨識基板之方式,於基板背面施以霧化處理之際 亦有微粒大幅增加之問題。 爲了除去此等噴砂處理後之微粒,於噴砂處理後進行 洗淨步驟。此洗淨步驟使用例如HF洗淨,但以HF洗淨 使玻璃等表面活性化且洗淨之際游離之細玻璃等之碎片將 @ 再附著於表面使微粒程度惡化而爲其問題(參考非專利文 獻4)。又,若爲了除去微粒而以高濃度HF進行長時間 洗淨,則施以霧化處理之面同時變成極度平滑,亦有減少 粗糙效果之問題。 [非專利文獻 1] B. Asper ”Basic Mechanisms involved in the Smart-Cut ( R ) process”, Microelectronics Engineering, 36, p23 3 ( 1 997 ) [非專利文獻 2] Nobuhiko Sato and Takao Yonehara ❹ “Hydrogen annealed silicon-on-insulator”,Appl Phys Lett Vol 65, pp 1 924 ( 1 994 ) [非專利文獻3] 「SOI之科學」第二章,Reaiize公 司 [非專利文獻4]矽之科學第四章第四節 Realize公 司 【發明內容】 -8 - 201005883 [發明欲解決之課題] 本發明係有鑑於上述問題而完成者,本發明之目的係 提供一種SOI晶圓的製造方法,其可藉由離子注入剝離法 有效率地去除經剝離之剝離面附近的離子注入層中存在之 離子注入缺陷層,可確保基板之面內均一性,且可達成低 成本化、高處理量。 因此本發明爲有鑑於上述問題點而完成者,本發明係 Φ 提供一種洗淨方法,係於對施以噴砂處理之玻璃處理面進 行洗淨之際,可除去進行噴砂處理面之微粒源及微粒之去 除時之游離後再附著之異物。 [用以解決課題之手段] 爲解決上述問題,本發明提供一種SOI晶圓的製造方 法,其係SOI晶圓之製造方法,且至少具有下列步驟:使 注入氫離子或稀有氣體離子或兩者而形成有離子注入層之 β 砂晶圓或附有氧化膜之砂晶圓與處理晶圓(handle wafer )貼合之準備貼合基板之步驟;沿著前述離子注入層進行 剝離,將前述矽晶圓轉印至前述處理晶圓上,而製作剝離 後之SOI晶圓之步驟;於氨-過氧化氫水溶液中浸漬並蝕 刻5 Onm以上之前述經剝離後之SOI晶圓之步驟;及藉由 對在前述氨-過氧化氫水溶液中浸漬並剝離後之SOI晶圓 之矽薄膜層進行CMP硏磨,而硏磨10-50nm之步驟(申 請專利範圍第1項) 如此般藉由使以離子注入剝離法剝離之具有矽薄膜之 -9- 201005883 剝離後之SOI晶圓浸漬於氨-過氧化氫水溶液中,使剝離 後之SOI晶圓之矽薄膜藉由蝕刻速度比KOH等鹼性溶液 慢之氨-過氧化氫水溶液蝕刻5 Onm以上。據此,由於可輕 易的控制蝕刻量,因此可均勻地蝕刻面內,因此可確保蝕 刻後之面內膜厚均勻性,且可去除離子注入受損層。隨後 ,以CMP硏磨進行接觸拋光,藉此確保面內膜厚之均句 性且進行離子注入受損層之去除,藉此,相較於過去可獲 得面內膜厚偏差被抑制之SOI晶圓。 又,由於浸漬於氨-過氧化氫水溶液之步驟可爲批式 製程,因此可一次大量地處理剝離後之SOI晶圓,而爲可 達成低成本化、高處理量之SOI晶圓之製造方法。 又,前述氨-過氧化氫水溶液較好使用組成比以體積 比計,氨水(29wt% )設爲0.05〜2、過氧化氫水溶液( 30wt%)設爲0·01〜0.5、水設爲1〇者(申請專利範圍第2 項)。 據此,如上述組成之氨-過氧化氫水溶液,由於藉由 ΝΗ4ΟΗ與Η2〇2對砍之競爭反應而弓I起蝕亥fj ’因此可更均 勻地蝕刻面內。 又’準備前述貼合基板之步驟中,前述處理晶圓可爲 矽、藍寶石、氧化鋁、石英、Sic、氮化鋁、玻璃之任— 材料(申請專利範圍第3項)。 據此’依據本發明,即使不進行退火等熱處理時亦可 獲得面內膜厚均句性優異之剝離後之S0I晶圓,因此處理 晶圓可使用例如絕緣性之低熔點材料。因此,藉由對應目 201005883 的選擇處理晶圓之材質,可於SOI基板上獲得可抑制洩漏 電流流過等特性,使後製作之設備之低消耗電力化或高精 度化成爲可能。 本發明係提供一種SOI晶圓之製造方法,其特徵爲至 少具有下列步驟:使注入氫離子或稀有氣體離子或兩者而 形成有離子注入層之矽晶圓與處理晶圓貼合之準備貼合基 板之步驟;以沿著前述離子注入層進行剝離,將前述矽晶 9 圓轉印至前述處理晶圓上,而製作剝離後之SOI晶圓之步 驟;於氨-過氧化氫水溶液中浸漬前述剝離後之SOI晶圓 之步驟;及對在前述氨-過氧化氫水溶液中浸漬之前述剝 離後之SOI進行溫度900 °c以上之熱處理之步驟(申請專 利範圍第4項)。 如此,藉由將以離子注入剝離法剝離之具有矽薄膜之 剝離後之SOI晶圓浸漬於氨-過氧化氫水溶液中,使剝離 後之SOI晶圓之矽薄膜表面上存在之無定型度高且大多存 • 在離子注入缺陷之高受損層藉由蝕刻速度比KOH等鹼性 溶液慢之氨·過氧化氫水溶液蝕刻。據此,由於可輕易的 控制蝕刻量,且可使面內均勻地蝕刻,因此可進一步確保 蝕刻後之面內膜厚均勻性。隨後由於在表面粗糙度降低之 狀態下對剝離後之SOI晶圓進行退火熱處理,因此可成爲 可使熱處理時之退火溫度、退火時間縮短、低溫化之SOI 晶圓之製造方法。 又,前述氨-過氧化氫水溶液浸漬步驟中,較好使前 述剝離後之SOI晶圓蝕刻20nm以上(申請專利範圍第5 -11 - 201005883 項)。 據此,藉由以氨-過氧化氫使蝕刻量在20nm以上,可 更確實地蝕刻高受損層。 又,前述氨-過氧化氫水溶液係使用組成比以體積比 計,氨水(29wt% )設爲 0.05~2、過氧化氫水溶液( 3 0 wt% )設爲0.01〜0.5、水設爲10者(申請專利範圍第6 項)。 據此,如上述組成之氨-過氧化氫水溶液由於NH4OH Q 與H2〇2對矽之競爭反應而引起蝕刻,因此可更均勻地蝕 刻面內。 又,前述準備貼合基板之步驟中,前述處理晶圓較好 爲矽、藍寶石、氧化鋁、石英、Sic、氮化鋁、玻璃之任 —材料(申請專利範圍第7項)。 依據本發明,由於退火熱處理可比以往低溫、短時間 化,因此處理晶圓亦可使用上述之絕緣性或低熔點之材料 。因此,依據目的藉由分別使用,相較於使用矽晶圓作爲 @ 處理晶圓之情況,由於可於SOI基板上獲得可抑制洩漏電 流通過等特性,因此使後製作之設備之低消耗電力化或高 精度化成爲可能。 另外,前述熱處理步驟可在氬、氮、氦之任一種氛圍 中或該等之混合氣體氛圍中進行(申請專利範圍第8項) 〇 據此,在惰性氣體氛圍中進行熱處理,除可使熱處理 前後之電阻率變化減少以外,可獲得在表層附近幾乎沒有 -12- 201005883 已長成(Grown-in)缺陷之高品質SOI晶圓。 另外,前述熱處理步驟可在氧氛圍、或在氬、氮、氦 中至少任一種氣體與氧之混合氣體氛圍中進行(申請專利 範圍第9項)。 據此,在含氧之氛圍中進行熱處理下’使表面矽內之 過量氧可向外擴散,藉此’由於可增加S01晶圓之絕緣氧 化膜層之絕緣耐力,因此可獲得更高品質之S 01晶圓。 馨 又,前述熱處理步驟可在氫氣氛圍、或在氬、氮、氦 中至少任一種氣體與氫氣之混合氣體氛圍中進行(申請專 利範圍第1 〇項)。 據此,在矽原子之移行效果高之含氫氛圍中進行熱處 理下,使面內膜厚之均勻性更爲優異且使表面粗糙度下降 可獲得高品質之SOI晶圓。 本發明提供一種對施以噴砂處理之玻璃處理面的洗淨 方法,係對施以噴砂處理之玻璃處理面之洗淨方法’其特 β 徵爲至少以HF洗淨該處理面後,進行鹼洗淨(申請專利 範圍第1 1項)。 據此,依據本發明之洗淨方法,首先以HF洗淨噴砂 處理後之玻璃處理面,藉由HF溶液對玻璃之飩刻作用’ 可蝕刻去除玻璃處理面之銳角部份、龜裂、受損部分等噴 砂處理特有之微粒源等部份。隨後,由於可藉由鹼洗淨去 除該HF洗淨之際游離再附著之異物,因此即使施以噴砂 處哩,亦可成爲顆粒極少之玻璃。另外,由於使用鹼溶液 進行鹼洗淨去除該異物,因此鹼溶液中一旦去除之異物幾 -13- 201005883 乎不會再附著’因此可進行有效的洗淨。 此時’前述玻璃可爲石英玻璃(申請專利範圍第12 項)。 據此’即使特別容易附著異物之絕緣物若使用本發明 之洗淨方法’亦可去除噴砂處理後之HF洗淨時之游離異 物並可防止其再附著,可進行高效率之洗淨。 又’前述玻璃可爲成晶圓狀者(申請專利範圍第13 項)。 尤其對微粒成爲問題之玻璃製晶圓,若以本發明之洗 淨方法可成爲沒有微粒之晶圓。 此時’前述晶圓爲層合有單晶矽層者(申請專利範圍 第14項)。 據此,若以本發明之洗淨方法,即使爲玻璃晶圓上層 合單晶矽層之晶圓,即使在HF洗淨之際自施以噴砂處理 之處理面游離之異物附著於單晶矽層上,由於在隨後可藉 由鹼洗淨去除故可防止單晶矽層之微粒產生。 此時’前述HF洗淨可以前述晶圓上之單晶矽層由保 護膠帶或有機保護膜予以保護之狀態下進行(申請專利範 圍第15項)。 如此,HF洗淨中由於單晶矽層被保護,因此可減少 HF溶液對單晶矽層之蝕刻,又,由於可防止HF洗淨中 自噴砂處理面游離之異物附著於單晶矽層上,因此可成爲 具有微粒更少之單晶矽層之晶圓。 且,前述鹼洗淨中所用之鹼溶液較好爲NH4OH、 201005883201005883 VI. Description of the Invention: [Technical Field] The present invention relates to a method for fabricating an SOI wafer, and more particularly to an SOI wafer for improving the surface of a thin film by ion implantation. The manufacturing method 'and the method of washing the glass treated surface subjected to sand blasting. Φ [Prior Art] In order to reduce parasitic capacitance, increase the speed of equipment, and save power, a Silicon on Insulator (SOI) substrate is widely used. In recent years, in order to make a completely depleted layered SOI device, there has been an increase in demand for a thin film SOI having an SOI layer (矽 layer) of 10 Å or less. This is because the SOI layer is thinned and the speed of the device can be expected to increase. With the thinning of the SOI layer, the required in-plane film thickness is required to be uniform. A general thin film SOI wafer is transferred from a donor side to a processing side along a hydrogen ion implantation interface by previously implanting hydrogen ions into a donor wafer and then bonding it to the processing wafer. The SOITEC method or the SiGen method is used. However, in the transferred tantalum film, an ion implantation defect layer (an amorphous layer) of about 0.1 μm remains, and a number of nm or more measured by RMS is introduced into the surface of the film. Face roughing (see, for example, Non-Patent Document 1). Among them, the so-called SOITEC method allows the donor and the operation of two wafers to be bonded at room temperature 201005883 and then heated to near 500 °C, forming a hole called a microcavity at the hydrogen injection interface and performing thermal stripping and transfer. The method of printing a film. On the other hand, the so-called SiGen method uses surface plasma activation treatment as a bonding donor. Before processing two wafers, it is bonded at room temperature, at which time high bonding strength is achieved, and low temperature is applied as needed. (A method of transferring a film by applying a mechanical impact to the hydrogen ion implantation interface after heat treatment at 30 (about TC). The SiGen method is a process which is lower in temperature than the SOITEC method, and therefore is suitable for manufacturing a thermal expansion coefficient. The wafer is repaired by a bonding method (for example, a ruthenium on quartz: SOQ), wherein the SOITEC method or the SiGen method has an introduced ion implantation defect layer in the surface portion of the peeling surface due to ion implantation. A method of removing the defect layer to smooth the surface has been proposed. The first method is to remove the ion implantation defect layer by honing about 0.1 μm of the thickness of the ion implantation defect layer. However, the method is honed. It is not uniform, and there is a problem that it is difficult to obtain the in-plane uniformity of the residual film thickness. @ As for other methods, it is also considered to restore the damaged layer by high-temperature heat treatment. Crystallinity, followed by a method of removing tens of nm honing called contact polishing to remove surface irregularities. There is also a report of surface smoothing by a step of contact polishing using hydrogen gas in an atmosphere gas (refer to, for example, non- 'Patent Document 2'. However, due to the application of the high-temperature hydrogen heat treatment step, new problems such as metal contamination or substrate warpage, increase in manufacturing cost, and decrease in yield are caused. In addition, it is difficult to obtain inter-substrate due to hydrogen etching. -6- 201005883 in the surface of the substrate. The disadvantage of uniformity of film thickness. The SOI wafer that processes low-melting substances other than germanium (quartz, glass, etc.) cannot be subjected to high-temperature heat treatment, so the problem is more serious. It is also reported that the ruthenium film of the SOI wafer which is generally produced by the hydrogen ion implantation method (SOITEC method or SiGen method) is on the surface immediately after the transfer, and when the range of Ιχίμιη is observed by AMF, there is about 8 nm expressed by RMS. The surface roughness and the peak-to-valley (PV) are irregularities of about 64.5 nm (φ, for example, refer to Non-Patent Document 3). It is considered that if it is narrow, such as 1 X 1 μηη, If there is a bump of 64.5 nm, it is considered that the wafer will have a larger unevenness (100 nm or more). Therefore, it is necessary to reduce the in-plane roughness of the surface and to perform SiO 2 based substrates and parts such as glass and quartz. In the case of atomization 'frost treatment, a sandblasting method is used. This method is a method for roughening the surface of the treated surface by blowing alumina or cerium oxide micropowder, and has been widely used. Various uses. • However, in the field of electronic materials or devices, the matte surface produced by these methods still has some problems. One of them is the problem of particles (foreign matter), which is finally left on the surface treated with blasting powder. , or dust generated by the acute angle portion of the roughened surface or the broken or damaged portion. Most of these problems are not compatible with general cleaning. Moreover, the metal pollution caused by this foreign matter is particularly serious in the field of electronic materials. In particular, in the case of semiconductors used in the field of atomization, the particle problem is fatal. For example, a quartz boat such as a wafer used in a diffusion furnace or the like has a 201005883 atomization treatment in order to prevent the wafer from adhering to the groove of the holding wafer, but the metal is simultaneously applied to the fine particles due to the high temperature process. It is also necessary to think about pollution. In addition, a transparent substrate such as SOQ (Silver Capillary) or SOG (Glass Capillary) allows the substrate recognition sensor of various devices to recognize the substrate, and the amount of particles is greatly increased when the substrate is subjected to atomization treatment on the back surface of the substrate. The problem. In order to remove the particles after the blasting treatment, a washing step is performed after the blasting treatment. This washing step is performed by, for example, HF washing, but the surface of the glass or the like which is surface-activated by washing with HF and washed, and the fine glass or the like which is free of the surface is adhered to the surface to deteriorate the degree of the fine particles. Patent Document 4). Further, when the particles are washed for a long period of time at a high concentration of HF in order to remove the fine particles, the surface to be atomized is extremely smooth at the same time, and the problem of reducing the roughness is also caused. [Non-Patent Document 1] B. Asper "Basic Mechanisms involved in the Smart-Cut (R) process", Microelectronics Engineering, 36, p23 3 (1 997) [Non-Patent Document 2] Nobuhiko Sato and Takao Yonehara ❹ "Hydrogen annealed" Silicon-on-insulator", Appl Phys Lett Vol 65, pp 1 924 (1 994) [Non-Patent Document 3] "Science of SOI" Chapter 2, Reaiize Corporation [Non-Patent Document 4] The Science of Chapter 4 The present invention is directed to the above problems, and an object of the present invention is to provide a method for fabricating an SOI wafer by ion implantation. The peeling method efficiently removes the ion implantation defect layer existing in the ion implantation layer in the vicinity of the peeled release surface, thereby ensuring the in-plane uniformity of the substrate, and achieving cost reduction and high throughput. Therefore, the present invention has been made in view of the above problems, and the present invention provides a cleaning method for removing the particle source of the sandblasted surface when the glass treated surface subjected to the blasting treatment is washed. Foreign matter adhered to the particles after removal of the particles. [Means for Solving the Problems] In order to solve the above problems, the present invention provides a method for manufacturing an SOI wafer, which is a method for fabricating an SOI wafer, and has at least the following steps: injecting hydrogen ions or rare gas ions or both a step of preparing a bonded substrate by bonding a β-sand wafer having an ion-implanted layer or a sand wafer with an oxide film and a handle wafer; and peeling along the ion-implanted layer a step of transferring the wafer onto the processed wafer to form a stripped SOI wafer; immersing and etching the above-mentioned stripped SOI wafer of 5 Onm or more in an aqueous ammonia-hydrogen peroxide solution; CMP honing the ruthenium film layer of the SOI wafer immersed and stripped in the aforementioned ammonia-hydrogen peroxide aqueous solution, and honing 10-50 nm (the patent application scope item 1) is thus -9-201005883 with a ruthenium film peeled off by ion implantation and stripping. The SOI wafer after detachment is immersed in an aqueous ammonia-hydrogen peroxide solution to make the ruthenium film of the SOI wafer after peeling off by an alkaline solution such as KOH. Slow - aqueous hydrogen peroxide etching than 5 Onm. According to this, since the etching amount can be easily controlled, the in-plane can be uniformly etched, so that the in-plane film thickness uniformity after etching can be ensured, and the ion-implanted damaged layer can be removed. Subsequently, the contact polishing is performed by CMP honing, thereby ensuring the uniformity of the in-plane film thickness and performing the ion implantation damage layer removal, whereby the SOI crystal which is suppressed in the in-plane film thickness deviation is obtained in the past. circle. Moreover, since the step of immersing in the aqueous ammonia-hydrogen peroxide solution can be a batch process, the SOI wafer after the stripping can be processed in a large amount at a time, and the method for manufacturing the SOI wafer capable of achieving low cost and high throughput can be achieved. . Further, the ammonia-hydrogen peroxide aqueous solution is preferably used in a composition ratio by volume ratio, ammonia water (29 wt%) is 0.05 to 2, hydrogen peroxide aqueous solution (30 wt%) is set to 0·01 to 0.5, and water is set to 1. The latter (application for patent scope 2). According to this, the ammonia-hydrogen peroxide aqueous solution having the above composition can be more uniformly etched in the plane due to the competitive reaction of ΝΗ4ΟΗ and Η2〇2 in the cleavage. Further, in the step of preparing the bonded substrate, the processed wafer may be any material of ruthenium, sapphire, alumina, quartz, Sic, aluminum nitride or glass (Application No. 3). According to the present invention, even after the heat treatment such as annealing is not performed, the S0I wafer after the peeling of the in-plane film thickness is excellent, and therefore, for example, an insulating low-melting material can be used for the processing wafer. Therefore, by selecting the material of the wafer in accordance with the selection of the target 201005883, it is possible to obtain characteristics such as suppression of leakage current flow on the SOI substrate, and it is possible to reduce the power consumption or high precision of the device to be fabricated. The present invention provides a method for fabricating an SOI wafer, characterized in that it has at least the following steps: preparing a paste for bonding a wafer with an ion implantation layer and a process wafer by implanting hydrogen ions or rare gas ions or both. a step of bonding the substrate; performing a stripping along the ion implantation layer to transfer the twin crystal 9 onto the processed wafer to form a stripped SOI wafer; and dipping in an aqueous ammonia-hydrogen peroxide solution a step of removing the SOI wafer after the stripping; and a step of heat-treating the SOI after the stripping in the ammonia-hydrogen peroxide aqueous solution at a temperature of 900 ° C or higher (application patent item 4). In this manner, the SOI wafer having the tantalum film peeled off by the ion implantation stripping method is immersed in the ammonia-hydrogen peroxide aqueous solution, so that the amorphous film formed on the surface of the SOI wafer after peeling is high. In most cases, the high-damage layer of the ion implantation defect is etched by an ammonia/hydrogen peroxide aqueous solution having an etching rate slower than an alkaline solution such as KOH. According to this, since the etching amount can be easily controlled and the in-plane can be uniformly etched, the in-plane film thickness uniformity after etching can be further ensured. Then, since the SOI wafer after the peeling is subjected to annealing heat treatment in a state where the surface roughness is lowered, the SOI wafer can be manufactured by shortening the annealing temperature and annealing time during the heat treatment. Further, in the ammonia-hydrogen peroxide aqueous solution immersing step, it is preferred that the SOI wafer after the above-described peeling is etched by 20 nm or more (Application No. 5-11 - 201005883). According to this, by making the etching amount to 20 nm or more with ammonia-hydrogen peroxide, the highly damaged layer can be more surely etched. Further, in the ammonia-hydrogen peroxide aqueous solution, the composition ratio is a volume ratio, ammonia water (29 wt%) is 0.05 to 2, hydrogen peroxide aqueous solution (30 wt%) is 0.01 to 0.5, and water is 10. (Applicant's patent scope item 6). According to this, the aqueous ammonia-hydrogen peroxide solution having the above composition is etched by the competitive reaction of NH4OH Q with H2 〇 2, so that the surface can be more uniformly etched. Further, in the step of preparing the bonded substrate, the processed wafer is preferably any material of ruthenium, sapphire, alumina, quartz, Sic, aluminum nitride or glass (Application No. 7). According to the present invention, since the annealing heat treatment can be made lower temperature and shorter in time than the conventional one, the above-mentioned insulating or low melting point material can be used for the processing wafer. Therefore, depending on the purpose, the use of the germanium wafer as the @process wafer can be achieved because the characteristics of the leakage current can be suppressed on the SOI substrate, thereby reducing the power consumption of the post-production equipment. Or high precision is possible. In addition, the heat treatment step may be carried out in any of argon, nitrogen, helium or a mixed gas atmosphere (application patent item 8). Accordingly, heat treatment may be performed in an inert gas atmosphere, and heat treatment may be performed. In addition to the reduction in resistivity before and after, there is almost no high-quality SOI wafer with a -12-201005883 Grown-in defect near the surface. Further, the heat treatment step may be carried out in an oxygen atmosphere or in a mixed gas atmosphere of at least one of argon, nitrogen and helium (application no. 9). Accordingly, the heat treatment in the oxygen-containing atmosphere allows the excess oxygen in the surface to be diffused outward, thereby achieving higher quality by increasing the insulation resistance of the insulating oxide film layer of the S01 wafer. S 01 wafer. Further, the heat treatment step may be carried out in a hydrogen atmosphere or in a mixed gas atmosphere of at least one of argon, nitrogen and helium (application patent patent item 1). According to this, in the heat treatment in a hydrogen-containing atmosphere having a high transfer effect of germanium atoms, the uniformity of the in-plane film thickness is further improved and the surface roughness is lowered to obtain a high-quality SOI wafer. The present invention provides a method for cleaning a glass treated surface subjected to sandblasting, which is a method for washing a glass treated surface subjected to sandblasting, wherein the special β is characterized by at least washing the treated surface with HF, and then performing alkali Wash (Applicant's patent scope item 11). Accordingly, according to the cleaning method of the present invention, the glass-treated surface after the blasting treatment is first washed with HF, and the etching effect of the glass by the HF solution can be etched to remove the acute-angle portion, crack, and the surface of the glass-treated surface. Part of the particle source and other special parts such as the blasting treatment. Then, since the foreign matter which is freely reattached at the time of washing the HF can be removed by alkali washing, even if the blasting is applied, the glass having few particles can be obtained. Further, since the alkali matter is removed by alkali washing to remove the foreign matter, the foreign matter once removed in the alkali solution is not attached again - so that it can be effectively washed. At this time, the aforementioned glass may be quartz glass (No. 12 of the patent application). According to this, even if the insulating material of the present invention is particularly easy to adhere to, the free foreign matter at the time of HF washing after blasting can be removed and the re-adhesion can be prevented, and high-efficiency washing can be performed. Further, the aforementioned glass may be in the form of a wafer (item 13 of the patent application). In particular, a glass wafer having a problem that the particles are a problem can be a wafer having no particles by the cleaning method of the present invention. At this time, the wafer is laminated with a single crystal germanium layer (Patent No. 14 of the patent application). According to the cleaning method of the present invention, even if the wafer of the single crystal germanium layer is laminated on the glass wafer, the foreign matter free from the surface to be subjected to the sandblasting treatment is attached to the single crystal crucible even when the HF is washed. On the layer, the generation of particles of the single crystal germanium layer can be prevented since it can be subsequently removed by alkali cleaning. At this time, the HF cleaning can be carried out in a state where the single crystal germanium layer on the wafer is protected by a protective tape or an organic protective film (Patent No. 15 of the patent application). In this way, since the single crystal germanium layer is protected in the HF cleaning, the etching of the single crystal germanium layer by the HF solution can be reduced, and the foreign matter free from the sandblasting surface in the HF washing can be prevented from adhering to the single crystal germanium layer. Therefore, it can be a wafer having a single crystal germanium layer with less particles. Moreover, the alkali solution used in the alkali washing is preferably NH4OH, 201005883

NaOH、KOH、CsOH之任一種或於該等任一種中添加 H2〇2者(申請專利範圍第16項)。 本發明之鹼洗淨中使用之鹼溶液可適當的選自該等之 中,另外亦可添加h202以增加氧化力,可更有效的進行 異物之去除。 另外,前述鹼洗淨中所用之鹼溶液較好爲於濃度組成 以H20作爲10時,NH4OH (換算爲29%水溶液)爲 φ 0·5~2、H202 (換算爲30%水溶液)爲0.01-0.5之SCI溶 液(申請專利範圍第1 7項)。 本發明之鹼洗淨中使用該等濃度組成之SCI溶液,可 更有效率地去除玻璃上附著之異物且可防止異物之再附著 。另外,在使H202之濃度比率低於該等通常之SCI溶液 下,可維持適度之鹼蝕刻效果。 另外,前述鹼洗淨中所用之鹼溶液可爲鹼系之有機溶 劑(申請專利範圍第1 8項)。 • 本發明之洗淨方法亦可使用該等鹼系有機溶劑。 又,前述HF洗淨中,較好對施以噴砂處理之玻璃處 理面蝕刻20nm以上(申請專利範圍第1 9項)。 如此,若將玻璃處理面蝕刻20nm以上,則可使成爲 處理面之微粒發生源之銳角部分、龜裂、受損部分等在隨 後步驟中進行不會產生發塵程度之蝕刻。 又,本發明係提供一種施加噴砂處理之玻璃,其特徵 爲其爲藉由本發明之施以噴砂處理之玻璃處理面的洗淨方 法所洗淨者(申請專利範圍第20項)。 -15- 201005883 如此,若藉由本發明之洗淨方法洗淨施以噴砂處理之 玻璃,則可有效的去除因噴砂處理產生之顆粒’且,由於 亦可防止洗淨時異物之再附著’因此即使施以噴砂處理亦 可成爲微粒少之良好品質玻璃製品。 [發明效果] 如以上說明,由於依據本發明之SOI晶圓之製造方法 ,可容易地控制鈾刻量,故可均勻地蝕刻面內,因此可確 保蝕刻後之面內膜厚均勻性。據此,可獲得面內膜厚偏差 被抑制之SOI晶圓。另外,浸漬於氨-過氧化氫水溶液之 步驟由於可爲批式製程,因此可一次大量的處理剝離後之 SOI晶圓,可成爲達成低成本化、高處理量之SOI晶圓之 製造方法。 依據本發明之SOI晶圓之製造方法,藉由將剝離後之 SOI晶圓浸漬於蝕刻速度比鹼溶液慢之氨·過氧化氫水溶 液中,可容易地控制蝕刻速度,且由於可均勻地蝕刻面內 ,因此可確保蝕刻後之面內均与性。又,由於可在降低表 面粗糙度之狀態下對剝離後之SOI晶圓進行退火熱處理, 因此可使熱處理之退火溫度、退火時間縮短·低溫化。藉 此’可成爲降低金屬污染或晶圓翹起,且達成低成本化之 SOI晶圓之製造方法。 進行噴砂處理之玻璃處理面特有之問題之來自處理面 之銳角部分、龜裂、受損部份之發麈可先進行HF洗淨蝕 刻去除該等微粒源而予以防止。藉由隨後進行之鹼洗淨, -16- 201005883 可去除HF洗淨時未取出之微粒或因蝕刻游離再附著之異 物,進而,由於亦可避免去除異物之進而再附著,因此可 有效的進行洗淨。據此’依據本發明之洗淨方法,尤其可 有效的去除容易產生微粒之施以噴砂處理過之玻璃之微粒 【實施方式】 以下就本發明更具體加以說明。 • 如前述,期待開發出有效率的去除剝離面附近之離子 注入層中存在之離子注入缺陷層,且可確保基板之面內均 勻性之SOI晶圓之製造方法。 因此,本發明者積極檢討之結果,發現藉由以蝕刻速 度比鹼溶液慢之氨-過氧化氫水溶液鈾刻50nm以上,由於 可容易地控制鈾刻量,因此可去除離子注入缺陷層且均勻 的蝕刻面內,如此可確保蝕刻後之面內膜厚均勻性,因而 完成本發明。 Φ 以下參照圖1說明本發明之SOI晶圓之製造方法,但 本發明並不受該等之限制。 圖1爲顯示本發明之SOI晶圓製造方法之步驟之一例 之步驟圖。 (步驟a :準備貼合基板) 首先,如圖1(a)中所示,使注入氫離子或稀有氣 體離子或兩者而形成有離子注入層14之矽晶圓11與處理 晶圓12貼合,準備貼合基板15。 -17- 201005883 其中,準備之貼合基板15可在矽晶圓11與處理晶圓 12之間設置氧化膜13,圖1係針對配置氧化膜13之情況 敘述,但該氧化膜13並非必要者,準備之貼合基板亦可 爲將矽晶圓與處理晶圓直接貼合而成者。 其中,準備貼合基板之際,可以由矽、藍寶石、氧化 鋁、石英、SiC、氮化鋁、玻璃之任一材料所構成者作爲 處理晶圓。 本發明係如後述,將剝離後之SOI晶圓浸漬於氨-過 氧化氫水溶液中進行蝕刻,因此,即使不進行退火等熱處 理亦可獲得面內膜厚均勻性優異之剝離後之SOI晶圓。如 此在不進行熱處理下亦可獲得面內均勻性優異之SOI晶圓 ,據此,基板不限於矽,亦可使用石英或玻璃等異種物質 或低熔點之材料。另外,由於處理晶圓可使用上述之絕緣 性材料,且由於可抑制SOI基板上之洩漏電流之通過,因 此使後續製作設備之高精度化及低消耗電力成爲可能。 (步驟b :剝離) 接著,如圖1(b)所示般,沿著離子注入層14進行 剝離,使貼合基板15中之矽晶圓11薄膜化’將矽薄膜 16轉印到處理晶圓12上。據此獲得剝離後之SOI晶圓17 (步驟c:浸漬於氨-過氧化氫水溶液中) 接著,如圖1 ( c )所示般’藉由將剝離後之S ΟI晶 201005883 圓17浸漬於氨-過氧化氫水溶液中’以蝕刻矽薄膜16。 其中,本步驟中之矽薄膜蝕刻量在50nm以上。 氨-過氧化氫水溶液由於蝕刻速度比KOH等驗性溶液 慢,因此蝕刻量容易被控制’且容易確保膜厚之均勻性。 藉由以該等氨-過氧化氫水溶液使矽薄膜之蝕刻量成爲 5 Onm以上,可蝕刻掉因離子注入剝離而大量殘存有受損 之層。 0 其中,浸漬剝離後之SOI晶圓之氨-過氧化氫水溶液 可使用組成比以體積比計,氨水(29wt°/e )設爲0.05〜2、 過氧化氫水溶液(30 wt% )設爲0.01〜0_5、水設爲10者 據此,如上述組成之氨-過氧化氫水溶液,由於 NH4OH與H202對矽之競爭反應而引起鈾刻,藉此可更均 勻地蝕刻面內,因此可獲得膜厚均勻性更優異之SOI晶圓 〇 又,本步驟中,矽薄膜之蝕刻速度可藉由改變 # nh4oh與h2o2之組成而調整。 爲了更提升處理量,獲得某種程度之蝕刻速度爲必要 ,據此,以H20設爲10時,使nh4oh成爲0.05以上( 29wt% ) ,H202成爲 0.5以下(30wt% )較好。當然 NH4OH之下限與H202之上限並不在上述範圍限定。 將剝離後之SOI晶圓浸漬於該組成比之氨-過氧化氫 水溶液中,可達成處理量之進一步提高,且可使製造成本 再降低。 -19- 201005883 (步驟d : CMP硏磨) 隨後,如圖1(d)所示,對浸漬於氨-過氧化氫水溶 液中之後之剝離後SOI晶圓17之矽薄膜進行CMP硏磨, 藉此可獲得SOI晶圓10。其中,該步驟中係使硏磨量成 爲10〜5Onm。亦即,由於僅成爲少許硏磨量,因此不太使 膜厚之面內均勻性劣化而可洗淨表面粗糙度,可提升平坦 度。 如此,本發明之SOI晶圓之製造方法係將剝離後之 @ SOI晶圓浸漬於氨-過氧化氫水溶液中進行離子注入受損 層之蝕刻。 使用該氨-過氧化氫水溶液之理由如下。 舉例爲,以KOH等爲代表之單純鹼溶液通常使蝕刻 過快(>100nrn/分鐘),藉由降低濃度或降低溫度等而控 制蝕刻速度非常難,且使面內蝕刻速度均一亦有困難。然 而,以氨-過氧化氫水溶液鈾刻由於係引起氨與過氧化氫 之競爭反應,因此可均勻地蝕刻面內,且由於蝕刻速度亦 @ 比純鹼溶液適度地慢,因此可簡單的控制蝕刻量。據此, 可容易控制蝕刻量,又由於可均勻蝕刻面內,因此可確保 蝕刻後之面內膜厚均勻性。 隨後,由於以CMP硏磨取出少許材料而進行接觸拋 光,因此可確保面內膜厚之均勻性且可進行離子注入受損 層之去除。據此,相較於以往,可獲得面內膜厚之偏差可 被控制之SOI晶圓。 又,浸漬於氨-過氧化氫水溶液之步驟由於可爲批式 -20- 201005883 製程,因此可一次大量的處理剝離後之SOI晶圓,可成爲 可達成低成本化、高處理量之SOI晶圓之製造方法。 以下參照圖4說明本發明之SOI晶圓之製造方法,但 本發明並不受該等之限制。 圖4爲顯示本發明之SOI晶圓製造方法之步驟之一例 之步驟圖。 • (步驟a:準備貼合基板) 首先,如圖4(a)中所示,使注入氫離子或稀有氣 體離子或兩者而形成有離子注入層14之矽晶圓11與處理 晶圓1 2貼合,準備貼合基板1 5。 其中,準備之貼合基板15係在矽晶圓11與處理晶圓 1 2之間設置氧化膜1 3。 又,準備貼合基板時,可以由矽、藍寶石、氧化鋁、 石英、SiC、氮化鋁、玻璃之任一材料所構成者作爲處理 # 晶圓。 本發明係如後述,將剝離後之SOI晶圓浸漬於氨-過 氧化氫水溶液中進行蝕刻,因此,可確保蝕刻後之面內膜 厚均勻性,且可在降低表面粗糙度之狀態下進行退火熱處 理。接著於隨後之熱處理步驟在比過去低溫化、省時間化 。據此,基板不限於矽,亦可使用石英或玻璃等異種物質 或低熔點之材料。另外,由於處理晶圓可使用上述之絕緣 性材料,且相較於使用矽晶圓作爲處理晶圓之情況,由於 可抑制SOI基板上之洩漏電流之通過,因此使後製作設備 -21 - 201005883 之高精度化及低消耗電力成爲可能。 (步驟b :剝離) 接著,如圖4(b)所示般,沿著離子注入層14進行 剝離,使貼合基板15中之矽晶圓11薄膜化,將矽薄膜 16轉印到處理晶圓12上。據此獲得剝離後之SOI晶圓17 〇 本步驟中獲得之剝離後之SOI晶圓17之矽薄膜16係 由藉由離子注入,自表面側,藉由下列之三層所構成:具 有多數離子注入缺陷之無定型度高之高受損層16a,離子 注入受損非如前述高受損層16a之程度且無定型度不那麽 高之低受損層16b,以及藉離子注入而無受損之單結晶之 無受損層1 6c。 (步驟c:浸漬於氨-過氧化氫水溶液中) 接著,如圖4 ( c )所示般,藉由將剝離後之SOI晶 圓17浸漬於氨-過氧化氫水溶液中,以蝕刻矽薄膜16之 高受損層1 6a。 其中,剝離後之SOI晶圓之蝕刻可在20nm以上。 如此,藉由使以氨-過氧化氫水溶液之蝕刻量在20nm 以上,可更確實地蝕刻高受損層。 又,浸漬剝離後之SOI晶圓之氨-過氧化氫水溶液可 使用組成比以體積比計,氨水(29wt% )設爲〇.〇5〜2、過 氧化氫水溶液(3 0 wt% )設爲0 · 0 1〜0 · 5、水設爲1 0者。 201005883 據此,如上述組成之氨-過氧化氫水溶液,由於因 NH4OH與H202對矽之競爭反應而弓|起蝕刻,因此可更均 勻的蝕刻面內。 (步驟d :熱處理) 隨後,如圖4(d)所示般,對浸漬於氨-過氧化氫水 溶液後之剝離後之SOI晶圓1 7進行熱處哩,藉此獲得表 φ 面平坦化之SOI晶圓10。 其中,該熱處理步驟可在氬、氮、氦之任一種氛圍中 或該等之混合氣體氛圍中進行。 如此,在情性氣體氛圍中進行熱處理,除熱處理前後 之電阻率變化少以外,可獲得在表層附近幾乎沒有已生長 缺陷之局品質SOI晶圓。 又,該熱處理步驟可爲在氧氛圍、或氬、氮、氯之至 少任一種氣體與氧之混合氛圍中進行者。 •如此,在含氧之氛圍中進行熱處理,可使表面矽內之 過量氧向外擴散,據此可增加SOI晶圓之絕緣氧化膜層之 絕緣耐力,因此可獲得高品質之SOI晶圓。 另外,熱處理步驟可爲在氫氛圍、或氬、氮、氦之至 少任一種氣體與氫之混合氛圍中進行者。 如此,在矽原子之移行效果高之含氫氛圍中進行熱處 理下,可獲得面內膜厚均勻性更優異,且已生長缺陷及表 面粗糙度降低之SOI晶圓。 如此,本發明之SOI晶圓之製造方法係藉由將剝離後 -23- 201005883 之SOI晶圓浸漬於氨-過氧化氫水溶液中進行蝕刻後經熱 處理。 使用該氨-過氧化氫水溶液之理由列舉以下兩點。 剛剝離後之SOI晶圓之矽薄膜通常在表面附近之矽之 無定型度高,越遠則越接近單結晶之品質。其中,氨·過 氧化氫水溶液會優先鈾刻無定型度高之部分。具體而言, 表面粗糙大的突起部份會較早被蝕刻。 又,以KOH等爲代表之單純鹼溶液,通常可列舉出 @ 蝕刻太快(>l〇〇nm/分鐘),以降低濃度或降低溫度等亦 極難以控制蝕刻速度,且難以使面內蝕刻速度均一。然而 ,以氨-過氧化氫水溶液蝕刻,由於係引起氨與過氧化氫 之競爭反應,因此可均勻地蝕刻面內,且由於蝕刻速度亦 比純鹼溶液適度地慢,因此可簡單地控制蝕刻量。 據此,可容易控制蝕刻之量,又由於可均勻地蝕刻面 內,因此可確保蝕刻後之面內膜厚均勻性。接著由於在降 低表面粗糙度之狀態下對剝離後的SOI晶圓進行退火熱處 © 理,因此可使熱處理時之退火溫度、退火時間縮短、低溫 化。且,可降低金屬污染或晶圓之翹曲,且成爲達成低成 本化之SOI晶圓之製造方法。亦即,過去用以使受損層恢 復之熱處理需要在1150 °C以上之程度,但本發明可在900 °C以上恢復。 以下針對本發明之洗淨方法,參照圖1 0作爲實施樣 態之一例加以詳細說明,但本發明並不受該等之限制。 圖10爲顯示自玻璃之噴砂處理至本發明之洗淨爲止 -24- 201005883 之實施樣態之一例之流程圖。 如圖1 〇中所示,首先對玻璃進行噴砂處理。 該噴砂處理之方法並無特別限制,例如可使用與過去 相同之裝置,藉由使氧化鋁或石英等粒子撞擊處理面使之 粗糙。 可使用本發明之洗淨方法之玻璃可使用Si02基底者 等,但可適用者爲例如石英玻璃。如此,即使容易帶電之 絕緣物若使用本發明之洗淨方法,亦可防止噴砂處理後之 洗淨時微粒之再附著,可進行良好之洗淨。 又,該等玻璃亦可爲晶圓狀者,且亦可爲例如半導體 晶圓之熱處理時使用之石英舟。 又,本發明亦適用於層合有單晶矽層之晶圓。層合該 等單晶矽層之情況下,依據本發明之洗淨方法’亦可藉由 鹼洗淨去除於HF洗淨之際自處理面游離並附著於單晶矽 層上之異物,及由於可防止再附著故可有效的進行微粒之 ® 減少。另外,由於在HF洗淨後進行鹸洗淨’因此即使未 進行長時間HF洗淨亦可達成微粒之去除’且可減少HF 洗淨時異物對單晶矽層之附著。例如,如SOQ (石英上之 矽)或SOG (玻璃上之矽)等之微粒尤其成爲問題者’使 用本發明之洗淨方法亦可成爲幾乎沒有微粒之晶圓。 接著,如圖10所示,使施以噴砂處理之玻璃處理面 經HF洗淨。此時使用之氟酸只要爲含氟酸者即可’例如 可使用氟酸溶液、緩衝氟酸水溶液等。又’洗淨方法並無 特別限制,經噴砂處理之玻璃可藉由例如浸漬進行’且亦 -25- 201005883 可使經噴砂處理之處理面經旋轉洗淨。 如此,首先以HF洗淨已施以噴砂處理之玻璃之處理 面,可蝕刻去除由噴砂處理所形成之成爲微粒源之龜裂等 凹凸部份。此時,較好藉由HF洗淨蝕刻20nm以上之玻 璃處理面,據此可進行於後續步驟不發塵程度之微粒源之 去除。 又,以本發明之洗淨方法洗淨之玻璃爲層合有單結晶 矽之晶圓時,較好在以保護膠帶或有機保護膜保護單晶矽 @ 層之狀態進行該HF之洗淨。該保護可在HF洗淨之前形 成,亦可在更之前之噴砂處理之前形成。若在噴砂處理之 前,則可更有效地防止單晶矽層之微粒產生。 該有機保護膜可形成例如如光阻膜之有機膜,且亦可 爲貼合在有機膜上之保護膠帶,且亦可爲直接貼合在單晶 矽層上之保護膠帶。 如此形成之保護膜之異物附著少而可在鹼洗淨之前去 除,亦可藉由鹼洗淨去除單晶矽層之微粒,且於鹼洗淨之 Θ 後去除保護膜。 接著,如圖10所示進行鹼洗淨。 如此,於HF洗淨後進行鹼洗淨,可使在HF洗淨之 際經鈾刻並游離且再附著之異物藉由鹼洗淨時去除,又’ 於鹼溶液中由於可防止異物之再附著故可有效率地去除微 粒。 此時使用之鹼溶液可使用 NH4OH、NaOH、KOH、Any one of NaOH, KOH, and CsOH or H2〇2 added to any of them (Patent No. 16 of the patent application). The alkali solution used in the alkali washing of the present invention may be appropriately selected from the above, and h202 may be added to increase the oxidizing power, and the removal of the foreign matter can be performed more efficiently. Further, the alkali solution used in the alkali washing is preferably such that when the concentration composition is H20, the NH4OH (in terms of 29% aqueous solution) is φ0·5~2, and H202 (converted to 30% aqueous solution) is 0.01- 0.5 SCI solution (Article 17 of the patent application scope). In the alkali washing of the present invention, the SCI solution having the same composition is used, and the foreign matter adhering to the glass can be removed more efficiently and the re-adhesion of the foreign matter can be prevented. Further, a moderate alkali etching effect can be maintained by making the concentration ratio of H202 lower than those of the usual SCI solution. Further, the alkali solution used in the alkali washing may be an alkali-based organic solvent (Application No. 18 of the patent application). • These alkali-based organic solvents can also be used in the cleaning method of the present invention. Further, in the HF washing, it is preferred to etch the glass surface treated with the blasting treatment by 20 nm or more (the ninth item of the patent application). When the glass-treated surface is etched by 20 nm or more, the sharp-angled portion, the crack, the damaged portion, and the like which are the source of the fine particles of the treated surface can be etched without causing dust generation in the subsequent steps. Further, the present invention provides a glass to which blasting is applied, which is characterized by being washed by the blasting method of the glass-treated surface of the present invention (Patent No. 20). -15- 201005883 Thus, if the blasted glass is washed by the cleaning method of the present invention, the particles generated by the blasting treatment can be effectively removed, and since the foreign matter can be prevented from reattaching during washing, Even if sandblasting is applied, it can be a good quality glass product with few particles. [Effect of the Invention] As described above, according to the method for producing an SOI wafer of the present invention, the uranium amount can be easily controlled, so that the in-plane can be uniformly etched, so that the in-plane film thickness uniformity after etching can be ensured. According to this, an SOI wafer in which the variation in the in-plane film thickness is suppressed can be obtained. Further, since the step of immersing in the aqueous ammonia-hydrogen peroxide solution can be a batch process, the SOI wafer after the stripping can be processed in a large amount at a time, and the method of manufacturing a SOI wafer having a low cost and a high throughput can be obtained. According to the method for fabricating an SOI wafer of the present invention, the etching rate can be easily controlled by immersing the stripped SOI wafer in an ammonia/hydrogen peroxide aqueous solution having a slower etching rate than the alkali solution, and since it can be uniformly etched In-plane, it ensures the uniformity of the surface after etching. Further, since the SOI wafer after peeling can be subjected to annealing heat treatment in a state where the surface roughness is lowered, the annealing temperature and annealing time of the heat treatment can be shortened and lowered. By this, it can be used as a method of manufacturing a SOI wafer that reduces metal contamination or wafer lift and achieves cost reduction. The problems associated with the glass-treated surface of the blasting treatment may be prevented by first removing the particles from the acute angle portion, the crack, and the damaged portion of the treated surface by HF washing and etching. By the subsequent alkaline washing, -16-201005883 can remove the particles which are not taken out during HF washing or the foreign matter which is freely adhered by etching, and further, since the foreign matter can be removed and reattached, it can be effectively carried out. Wash. According to the cleaning method of the present invention, it is particularly effective to remove particles of the glass which has been subjected to blasting which are likely to generate fine particles. [Embodiment] Hereinafter, the present invention will be more specifically described. • As described above, it is expected to develop an efficient method for producing an SOI wafer in which the ion implantation defect layer present in the ion implantation layer in the vicinity of the peeling surface is removed and the in-plane uniformity of the substrate can be ensured. Therefore, the inventors have actively reviewed the results and found that the uranium engraving can be easily controlled by the uranium engraving of the ammonia-hydrogen peroxide aqueous solution which is slower than the alkali solution, so that the ion implantation defect layer can be removed and uniform. In the etched surface, the in-plane film thickness uniformity after etching is ensured, and thus the present invention has been completed. Φ Hereinafter, a method of manufacturing the SOI wafer of the present invention will be described with reference to Fig. 1, but the present invention is not limited thereto. BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a flow chart showing an example of the steps of a method for fabricating an SOI wafer of the present invention. (Step a: Preparing the bonded substrate) First, as shown in FIG. 1(a), the germanium wafer 11 and the processed wafer 12 on which the ion implantation layer 14 is formed by implanting hydrogen ions or rare gas ions or both are attached. The substrate 15 is prepared and bonded. -17- 201005883 In the prepared bonding substrate 15, an oxide film 13 may be provided between the germanium wafer 11 and the processed wafer 12. FIG. 1 is a description of the case where the oxide film 13 is disposed, but the oxide film 13 is not necessary. The prepared bonding substrate may be formed by directly bonding the germanium wafer to the processing wafer. Among them, when preparing a bonded substrate, a material composed of any of ruthenium, sapphire, alumina, quartz, SiC, aluminum nitride, or glass may be used as the handle wafer. In the present invention, since the SOI wafer after the detachment is immersed in an aqueous ammonia-hydrogen peroxide solution and etched as described later, the SOI wafer after peeling which is excellent in the uniformity of the in-plane film thickness can be obtained without performing heat treatment such as annealing. . Thus, an SOI wafer excellent in in-plane uniformity can be obtained without performing heat treatment, and accordingly, the substrate is not limited to germanium, and a different substance such as quartz or glass or a material having a low melting point can be used. Further, since the above-mentioned insulating material can be used for the processing of the wafer, and the leakage current on the SOI substrate can be suppressed, the high precision of the subsequent fabrication equipment and low power consumption can be made possible. (Step b: Peeling) Next, as shown in FIG. 1(b), the ion implantation layer 14 is peeled off to thin the tantalum wafer 11 in the bonded substrate 15'. The tantalum film 16 is transferred to the treated crystal. Round 12 on. Accordingly, the peeled SOI wafer 17 is obtained (step c: immersion in an ammonia-hydrogen peroxide aqueous solution). Next, as shown in FIG. 1(c), the etched S ΟI crystal 201005883 circle 17 is immersed in The ruthenium film 16 is etched in an aqueous ammonia-hydrogen peroxide solution. Among them, the etching amount of the germanium film in this step is 50 nm or more. Since the ammonia-hydrogen peroxide aqueous solution has a slower etching rate than an inert solution such as KOH, the amount of etching is easily controlled, and it is easy to ensure uniformity of film thickness. When the etching amount of the tantalum film is 5 Onm or more by the aqueous ammonia-hydrogen peroxide solution, a large amount of damaged layer due to ion implantation peeling can be etched away. 0, wherein the ammonia-hydrogen peroxide aqueous solution of the SOI wafer after the immersion and stripping can be used in a composition ratio, and ammonia water (29 wt%/e) is set to 0.05 to 2, and an aqueous hydrogen peroxide solution (30 wt%) is set. 0.01 to 0_5, water is set to 10. According to this, the ammonia-hydrogen peroxide aqueous solution having the above composition causes uranium engraving due to the competitive reaction of NH4OH and H202 on ruthenium, whereby the in-plane can be more uniformly etched, and thus it is obtained. The SOI wafer is more excellent in film thickness uniformity. In this step, the etching speed of the germanium film can be adjusted by changing the composition of #nh4oh and h2o2. In order to increase the amount of processing, it is necessary to obtain a certain etching rate. Therefore, when H20 is 10, it is preferable to make nh4oh 0.05 or more (29 wt%) and H202 to 0.5 or less (30 wt%). Of course, the lower limit of NH4OH and the upper limit of H202 are not limited to the above range. By immersing the peeled SOI wafer in the ammonia-hydrogen peroxide aqueous solution having the composition ratio, the amount of treatment can be further improved, and the manufacturing cost can be further lowered. -19- 201005883 (Step d: CMP honing) Subsequently, as shown in Fig. 1(d), the ruthenium film of the SOI wafer 17 after detachment after immersion in an aqueous ammonia-hydrogen peroxide solution is subjected to CMP honing, borrowing This makes it possible to obtain the SOI wafer 10. Among them, in this step, the amount of honing is made 10 to 5 Onm. In other words, since only a small amount of honing is obtained, the in-plane uniformity of the film thickness is not deteriorated, and the surface roughness can be washed, and the flatness can be improved. Thus, in the method of fabricating the SOI wafer of the present invention, the stripped @SOI wafer is immersed in an aqueous ammonia-hydrogen peroxide solution to perform ion implantation into the damaged layer. The reason for using the ammonia-hydrogen peroxide aqueous solution is as follows. For example, a simple alkali solution typified by KOH or the like usually causes etching too fast (>100nrn/min), and it is very difficult to control the etching rate by lowering the concentration or lowering the temperature, etc., and it is difficult to make the in-plane etching rate uniform. . However, the uranium enrichment with ammonia-hydrogen peroxide solution causes a uniform reaction between ammonia and hydrogen peroxide, so that the in-plane can be uniformly etched, and since the etching rate is also moderately slower than the soda ash solution, the etching can be easily controlled. the amount. According to this, the etching amount can be easily controlled, and since the in-plane can be uniformly etched, the in-plane film thickness uniformity after etching can be ensured. Subsequently, since a small amount of material is taken out by CMP honing to perform contact polishing, the uniformity of the in-plane film thickness can be ensured and the ion-implanted damaged layer can be removed. Accordingly, an SOI wafer in which the variation in the in-plane film thickness can be controlled can be obtained as compared with the prior art. Moreover, since the step of immersing in the aqueous ammonia-hydrogen peroxide solution can be a batch type -20-201005883 process, the SOI wafer after the stripping can be processed in a large amount at a time, and the SOI crystal which can achieve low cost and high throughput can be obtained. The manufacturing method of the circle. Hereinafter, a method of manufacturing the SOI wafer of the present invention will be described with reference to Fig. 4, but the present invention is not limited thereto. Fig. 4 is a flow chart showing an example of the steps of the SOI wafer manufacturing method of the present invention. • (Step a: Preparing the bonded substrate) First, as shown in FIG. 4(a), the germanium wafer 11 and the processed wafer 1 in which the ion implantation layer 14 is formed by implanting hydrogen ions or rare gas ions or both are formed. 2 bonding, preparing to laminate the substrate 15 . Among them, the prepared bonding substrate 15 is provided with an oxide film 13 between the silicon wafer 11 and the processing wafer 12. Further, when preparing a bonded substrate, a material composed of ruthenium, sapphire, alumina, quartz, SiC, aluminum nitride, or glass may be used as the process # wafer. According to the present invention, since the SOI wafer after peeling is immersed in an ammonia-hydrogen peroxide aqueous solution and etched as described later, the in-plane film thickness uniformity after etching can be ensured, and the surface roughness can be reduced. Annealing heat treatment. Then, the subsequent heat treatment step is lower in temperature and time-saving than in the past. Accordingly, the substrate is not limited to germanium, and a different substance such as quartz or glass or a material having a low melting point can also be used. In addition, since the above-mentioned insulating material can be used for the processing of the wafer, and the use of the germanium wafer as the processing wafer is used, since the leakage current on the SOI substrate can be suppressed, the post-production apparatus is made - 21 - 201005883 High precision and low power consumption are possible. (Step b: Peeling) Next, as shown in FIG. 4(b), the ion implantation layer 14 is peeled off, and the tantalum wafer 11 in the bonded substrate 15 is thinned, and the tantalum film 16 is transferred to the treated crystal. Round 12 on. Accordingly, the stripped SOI wafer 17 is obtained. The tantalum film 16 of the stripped SOI wafer 17 obtained in this step is formed by ion implantation from the surface side by the following three layers: having a majority of ions The high-damage layer 16a having a high degree of amorphousness injecting defects, the low-damage layer 16b in which ion implantation damage is not as high as the aforementioned high-damage layer 16a and the degree of amorphousness is not so high, and damage is prevented by ion implantation. The single crystal has no damaged layer 16c. (Step c: immersion in an aqueous ammonia-hydrogen peroxide solution) Next, as shown in FIG. 4(c), the etched ruthenium film is etched by immersing the peeled SOI wafer 17 in an aqueous ammonia-hydrogen peroxide solution. 16 high damaged layer 16a. The etching of the SOI wafer after stripping may be 20 nm or more. As described above, by making the etching amount of the aqueous ammonia-hydrogen peroxide solution 20 nm or more, the highly damaged layer can be more reliably etched. Further, the ammonia-hydrogen peroxide aqueous solution of the SOI wafer after the immersion peeling can be used in a volume ratio, and the ammonia water (29% by weight) is set to 〇.5~2, and an aqueous hydrogen peroxide solution (30% by weight) is used. It is 0 · 0 1~0 · 5, and the water is set to 1 0. According to this, the ammonia-hydrogen peroxide aqueous solution having the above composition is etched by the competitive reaction of NH4OH and H202, so that the surface can be more uniformly etched. (Step d: Heat Treatment) Subsequently, as shown in Fig. 4(d), the SOI wafer 17 after the immersion in the ammonia-hydrogen peroxide aqueous solution is thermally dried, thereby obtaining the surface φ plane flattening. The SOI wafer 10 is. Here, the heat treatment step can be carried out in any of argon, nitrogen, helium or a mixed gas atmosphere. As described above, heat treatment is carried out in an atmosphere of an inert gas, and in addition to a small change in resistivity before and after the heat treatment, a local quality SOI wafer having almost no growth defects in the vicinity of the surface layer can be obtained. Further, the heat treatment step may be carried out in an atmosphere of oxygen or a mixed atmosphere of at least one of argon, nitrogen and chlorine. • Thus, heat treatment in an oxygen-containing atmosphere allows the excess oxygen in the surface to be diffused outward, thereby increasing the insulation resistance of the insulating oxide film layer of the SOI wafer, thereby obtaining a high-quality SOI wafer. Further, the heat treatment step may be carried out in a hydrogen atmosphere or a mixed atmosphere of at least one of argon, nitrogen and helium and hydrogen. As described above, in the heat treatment in a hydrogen-containing atmosphere having a high migration effect of germanium atoms, an SOI wafer having excellent in-plane film thickness uniformity and having reduced growth defects and surface roughness can be obtained. Thus, the SOI wafer manufacturing method of the present invention is etched by immersing the SOI wafer of -23-201005883 after stripping in an aqueous ammonia-hydrogen peroxide solution, followed by heat treatment. The reason for using the ammonia-hydrogen peroxide aqueous solution is as follows. The tantalum film of the SOI wafer just after stripping is usually high in the vicinity of the surface, and the closer to the single crystal quality, the farther it is. Among them, the ammonia/hydrogen peroxide solution will preferentially uranize the part with a high degree of stereotype. Specifically, the protruding portion having a large surface roughness is etched earlier. Further, a simple alkali solution typified by KOH or the like is usually etched too fast (> l〇〇nm/min), and it is extremely difficult to control the etching rate to lower the concentration or lower the temperature, and it is difficult to make the in-plane The etching speed is uniform. However, etching with an aqueous ammonia-hydrogen peroxide solution can uniformly etch the in-plane due to the competitive reaction between ammonia and hydrogen peroxide, and since the etching rate is also moderately slower than that of the soda ash solution, the etching amount can be simply controlled. . According to this, the amount of etching can be easily controlled, and since the in-plane can be uniformly etched, the in-plane film thickness uniformity after etching can be ensured. Then, since the SOI wafer after the peeling is subjected to the annealing heat treatment in the state where the surface roughness is lowered, the annealing temperature and the annealing time during the heat treatment can be shortened and the temperature can be lowered. Further, it is possible to reduce metal contamination or wafer warpage, and to manufacture a low-cost SOI wafer. That is, the heat treatment for recovering the damaged layer in the past needs to be above 1150 °C, but the present invention can be recovered above 900 °C. Hereinafter, the cleaning method of the present invention will be described in detail with reference to Fig. 10 as an example of the embodiment, but the present invention is not limited thereto. Fig. 10 is a flow chart showing an example of the embodiment of the blasting process from the glass to the cleaning of the present invention -24-201005883. As shown in Figure 1, the glass is first sandblasted. The method of the blasting treatment is not particularly limited. For example, the same apparatus as in the past can be used, and particles such as alumina or quartz are rubbed against the treated surface to make it rough. The glass to which the cleaning method of the present invention can be used may be a SiO 2 substrate or the like, but may be, for example, quartz glass. As described above, even if the cleaning method which is easy to be charged uses the cleaning method of the present invention, it is possible to prevent re-adhesion of fine particles during washing after the blasting treatment, and it is possible to perform good washing. Further, the glass may be a wafer or may be, for example, a quartz boat used for heat treatment of a semiconductor wafer. Moreover, the present invention is also applicable to a wafer in which a single crystal germanium layer is laminated. In the case of laminating the single crystal ruthenium layers, the cleaning method according to the present invention can also remove the foreign matter which is free from the self-treated surface and adheres to the single crystal ruthenium layer when washed by alkali, by alkali washing, and The reduction of the particles can be effectively carried out because it prevents re-adhesion. Further, since hydrazine is washed after HF washing, the removal of fine particles can be achieved even if HF washing is not performed for a long period of time, and adhesion of foreign matter to the single crystal ruthenium layer during HF washing can be reduced. For example, particles such as SOQ (矽 on quartz) or SOG (on glass) are particularly problematic. The cleaning method using the present invention can also be a wafer having almost no particles. Next, as shown in Fig. 10, the glass treated surface subjected to the blasting treatment was washed with HF. The hydrofluoric acid used at this time may be any one containing a fluorine-containing acid. For example, a hydrofluoric acid solution, a buffered hydrofluoric acid aqueous solution or the like can be used. Further, the washing method is not particularly limited, and the sandblasted glass can be subjected to spin cleaning by, for example, dipping, and also -25-201005883. In this manner, first, the treated surface of the glass subjected to the blasting treatment is washed with HF, and the uneven portion such as cracks formed by the blasting to be the source of the fine particles can be removed by etching. In this case, it is preferred to etch and etch the glass-treated surface of 20 nm or more by HF, whereby the removal of the particulate source without the degree of dust generation in the subsequent step can be performed. Further, when the glass to be cleaned by the cleaning method of the present invention is a wafer in which a single crystal yttrium is laminated, it is preferred to wash the HF in a state in which the single crystal 矽 @ layer is protected by a protective tape or an organic protective film. This protection can be formed prior to HF washing or prior to prior sandblasting. If the blasting treatment is performed, the generation of particles of the single crystal ruthenium layer can be more effectively prevented. The organic protective film may be formed, for example, as an organic film such as a photoresist film, and may be a protective tape attached to the organic film, or may be a protective tape directly attached to the single crystal layer. The protective film thus formed is less likely to adhere to foreign matter and can be removed before the alkali washing, and the fine particles of the single crystal layer can be removed by alkali washing, and the protective film can be removed after the alkali is washed. Next, alkali washing was performed as shown in FIG. In this way, the alkali washing after HF washing can remove the foreign matter which is engraved and freed and reattached by uranium washing during HF washing, and can be removed by alkali washing, and can prevent foreign matter from being re-used in the alkali solution. Attachment can remove particles efficiently. The alkali solution used at this time can use NH4OH, NaOH, KOH,

CsOH之任一種,或於該等之任一種中添加H202者,或 -26- 201005883 EDP (乙二胺-焦兒茶酚-水)、TMAH (氫氧化四甲基銨 )、聯胺等鹼系有機溶劑。 又,較好使用濃度組成以H20設爲10時,NH4OH ( 換算成29%水溶液)設爲0.5〜2、H2〇2 (換算成30%水溶 液)設爲〇.〇1〜0.5之SCI溶液作爲鹼溶液。若爲該濃度 組成之SCI溶液,則由於H202之氧化力使洗淨效果被提 升,由於H202濃度比率比一般SCI溶液低仍具有適當之 • 鹼性,因此可維持蝕刻效果,進而可防止洗淨時之異物再 附著。 如此,依據本發明之洗淨效果,首先可去除以HF洗 淨已施以噴砂處理之玻璃處理面所特有之受損部份等微粒 源,隨後進行鹼洗淨,可進而有效地防止並去除於HF洗 淨時游離並再附著之異物,故可有效地進行洗淨。對於如 玻璃之有必要藉由噴砂處理施以霧化處理者,藉由本發明 之洗淨方法加以洗淨,亦可製造保有霧化處理效果且微粒 • 少之玻璃製品。 [實施例] 以下對本發明之SOI晶圓之製造方法及玻璃洗淨方法 ,以實施例及比較例更具體加以說明,但本發明並不受該 等之限制。 (實施例1 - 5、比較例1 - 4 )Any of CsOH, or H202 added to any of these, or -26-201005883 EDP (ethylenediamine-pyrocaterol-water), TMAH (tetramethylammonium hydroxide), hydrazine, etc. It is an organic solvent. Further, when the concentration composition is preferably set to 10, the NH4OH (in terms of a 29% aqueous solution) is 0.5 to 2, H2〇2 (in terms of a 30% aqueous solution), and the SCI solution of 〇.〇1 to 0.5 is used as the SCI solution. Alkaline solution. If the SCI solution is composed of this concentration, the cleaning effect is improved due to the oxidizing power of H202, and since the H202 concentration ratio is lower than that of the general SCI solution, the alkalinity is maintained, so that the etching effect can be maintained and the cleaning can be prevented. The foreign matter is attached again. Thus, according to the cleaning effect of the present invention, first, the particulate source such as the damaged portion which is unique to the glass treated surface which has been subjected to the blasting treatment by HF can be removed, and then the alkali is washed, thereby effectively preventing and removing The foreign matter that is freed and reattached during HF washing can be effectively washed. For those who need to be atomized by sandblasting, such as glass, by washing by the cleaning method of the present invention, it is possible to produce a glass product which has an atomization treatment effect and has few fine particles. [Examples] Hereinafter, the method for producing an SOI wafer of the present invention and the glass cleaning method will be more specifically described by way of Examples and Comparative Examples, but the present invention is not limited thereto. (Examples 1 - 5, Comparative Examples 1 - 4)

首先,準備以氫離子注入法轉印薄膜之剝離後之SOI -27- 201005883 晶圓(膜厚310nm左右)。 隨後’將所準備之剝離後SOI晶圓浸漬於氨-過氧化 氫水溶液中,蝕刻3 Onm (比較例1 ) 、40nm (比較例2 )、50nm (實施例i ) 、70nm (實施例2 ) 、85nm (實施 例3-5,比較例3、4)。此時之氨-過氧化氫之組成設爲 NH40H:H202:H20= 1:0.02:1 0,溫度設爲 80°C。此時之矽 薄膜之蝕刻速度爲3 nm/分鐘弱的程度。 隨後,進行CMP硏磨,製作SOI晶圓。 _ 其中,該CMP硏磨步驟中之矽薄膜硏磨量設爲l〇nm (實施例3 ) 、25nm (實施例4) 、50nm (實施例5 )、 6 0 n m (比較例3) 、7 0 n m (比較例4)。再者,比較例1 、2之剝離後SOI晶圓並未進行該CMP硏磨步驟。 SOI晶圓之製作過程與製作後,進行如下所示之評價 〇First, a SOI -27-201005883 wafer (having a film thickness of about 310 nm) after peeling off the film by a hydrogen ion implantation method is prepared. Subsequently, the prepared stripped SOI wafer was immersed in an ammonia-hydrogen peroxide aqueous solution, and etching was performed on 3 Onm (Comparative Example 1), 40 nm (Comparative Example 2), 50 nm (Example i), and 70 nm (Example 2). 85 nm (Examples 3-5, Comparative Examples 3 and 4). At this time, the composition of ammonia-hydrogen peroxide was set to NH40H:H202:H20 = 1:0.02:1 0, and the temperature was set to 80 °C. At this time, the etching speed of the film was weak to 3 nm/min. Subsequently, CMP honing was performed to fabricate an SOI wafer. _ wherein the 矽 film honing amount in the CMP honing step is set to 10 〇 nm (Example 3), 25 nm (Example 4), 50 nm (Example 5), 60 nm (Comparative Example 3), 7 0 nm (Comparative Example 4). Further, the CMP honing step was not performed on the SOI wafer after the stripping of Comparative Examples 1 and 2. After the production process and production of the SOI wafer, the evaluation shown below is performed.

在將實施例1-5、比較例1-4之剝離後SOI晶圓浸漬 於氨-過氧化氫水溶液中之步驟之前後,以膜厚測定器觀 G 察晶圓表面,且評價矽薄膜之膜厚及面內膜厚偏差。膜厚 測定器之掃描範圍爲10x10μιη,且取晶圓面內361點之平 均値。又,面內膜厚偏差係以「最大膜厚·最小膜厚」定 義者。 實施例3-5、比較例3、4之SOI晶圓爲在CMP硏磨 步驟之前後以膜厚測定器觀察晶圓之表面,且評價矽薄膜 之膜厚及面內膜厚偏差。測定晶圓面內361點,且以最大 之値與最小之値之差作爲偏差。 -28- 201005883 另表1中,顯示評價實施例1 -3、比較例1、2之剝離 後之SOI晶圓及浸漬於氨-過氧化氫水溶液中之步驟前後 之矽薄膜之面內膜厚偏差時面內膜厚偏差相對於蝕刻量之 關係。 且表2中,係顯示評價實施例3-5、比較例3、4之 SOI晶圓之CMP硏磨步驟前後之矽薄膜面內膜厚偏差時 偏差量相對於硏磨量之關係。 另圖2係顯示實施例4中之於氨-過氧化氫水溶液浸 漬步驟前後之剝離後之SOI晶圓之矽薄膜之膜厚變化量之 比較圖。 另圖3中,係顯示實施例4中之浸漬步驟前後、CMP 硏磨步驟前後之剝離後SOI晶圓之矽薄膜之面內膜厚之偏 差量變化量之比較圖。 [表1] 餓刻量[nm] 面內膜厚 偏差[nm] 浸漬前 浸漬後 比 較 例 1 30 4.0 5.8 比 較 例 2 40 4.1 6.0 實 施 例 1 50 4.0 5.1 實 施 例 2 70 4.0 5.2 實 施 例 3 85 4.1 5.3 浸漬於氨-過氧化氫水溶液中前後之剝離後SOI晶圓 之矽薄膜之面內膜厚偏差係如表1中所示,分別爲在實施 例1爲4.0nm至5.1nm,在實施例2爲4.0nm至5.2nm, -29- 201005883 在實施例3爲4.1nm至5.3nm,在比較例1爲4.0nm至 5.8nm,在比較例2爲4.1nm至6.0nm。 如此,藉由使以氨·過氧化氫水溶液之蝕刻量在5 Onm 以上可充分地控制剝離後之SOI晶圓之矽薄膜之面內偏差 [表2] 硏磨[nm] 面內膜厚 偏差[nm] 硏磨前 硏磨後 實 施 例 3 10 5.3 5.5 實 施 例 4 25 5.2 6.5 實 施 例 5 50 5.1 7.2 比 較 例 3 60 5.3 10.2 比 較 例 4 70 5.1 11.6After the steps of immersing the SOI wafer in the ammonia-hydrogen peroxide aqueous solution after the stripping of Examples 1-5 and Comparative Example 1-4, the wafer surface was examined by the film thickness measuring device, and the ruthenium film was evaluated. Film thickness and in-plane film thickness deviation. The film thickness gauge has a scan range of 10 x 10 μm and an average of 361 points in the plane of the wafer. Further, the variation in the in-plane thickness is defined by "maximum film thickness and minimum film thickness". In the SOI wafers of Examples 3-5 and Comparative Examples 3 and 4, the surface of the wafer was observed by a film thickness measuring device before the CMP honing step, and the film thickness and the in-plane film thickness deviation of the ruthenium film were evaluated. The 361 points in the wafer plane were measured, and the difference between the maximum 値 and the minimum 作为 was used as the deviation. -28-201005883 In addition, in Table 1, the in-plane film thickness of the ruthenium film before and after the steps of evaluating the peeled SOI wafer of Example 1-3, Comparative Examples 1, and 2 and the step of immersing in an aqueous ammonia-hydrogen peroxide solution are shown. The relationship between the deviation of the in-plane thickness during the deviation with respect to the amount of etching. Further, in Table 2, the relationship between the amount of deviation and the amount of honing in the film thickness deviation of the ruthenium film before and after the CMP honing step of the SOI wafers of Examples 3-5 and Comparative Examples 3 and 4 was evaluated. Fig. 2 is a graph showing a comparison of the film thickness variation of the ruthenium film of the SOI wafer after peeling before and after the ammonia-hydrogen peroxide aqueous solution immersion step in Example 4. Further, Fig. 3 is a graph showing a comparison of the amount of change in the in-plane film thickness of the tantalum film of the SOI wafer before and after the immersion step in the fourth embodiment and before and after the CMP honing step. [Table 1] Hungry amount [nm] In-plane film thickness deviation [nm] Pre-impregnation immersion Comparative Example 1 30 4.0 5.8 Comparative Example 2 40 4.1 6.0 Example 1 50 4.0 5.1 Example 2 70 4.0 5.2 Example 3 85 4.1 5.3 The in-plane film thickness deviation of the tantalum film of the SOI wafer after immersion in the ammonia-hydrogen peroxide aqueous solution is as shown in Table 1, which is 4.0 nm to 5.1 nm in Example 1, respectively. Example 2 was 4.0 nm to 5.2 nm, -29-201005883 was 4.1 nm to 5.3 nm in Example 3, 4.0 nm to 5.8 nm in Comparative Example 1, and 4.1 nm to 6.0 nm in Comparative Example 2. Thus, the in-plane variation of the tantalum film of the SOI wafer after peeling can be sufficiently controlled by the etching amount of the aqueous ammonia/hydrogen peroxide solution of 5 Onm or more [Table 2] honing [nm] in-plane film thickness deviation [nm] Example 3 after honing honing Example 3 10 5.3 5.5 Example 4 25 5.2 6.5 Example 5 50 5.1 7.2 Comparative Example 3 60 5.3 10.2 Comparative Example 4 70 5.1 11.6

CMP硏磨步驟前後之剝離後SOI晶圓之矽薄膜面內 膜厚偏差係如表2所示’分別爲在實施例3爲5.3nm至 5.5nm,在實施例4爲5.2nm至6_5nm,在實施例5爲 @ 5.1nm至7.2nm,在比較例3爲5.3nm至10.2nm,在比較 例 4 爲 5.1nm 至 11.6nm。 據此,可知以CMP硏磨將藉由氨-過氧化氫水溶液蝕 刻5 Onm以上之經剝離後SOI晶圓之矽薄膜硏磨50nm以 下,可製作偏差在l〇nm以下之膜厚均勻性優異之SOI晶 圓。又,以CMP硏磨無法成爲1〇 nm以下之硏磨量。 實施例4中,評價以氨-過氧化氫水溶液蝕刻前後之 矽薄膜之膜厚之後’如圖2中所示’可了解於剝離後之 -30- 201005883 SOI晶圓間之偏差減小。藉此,可判定藉由氨-過氧化氫 之蝕刻爲安定者。 又浸漬步驟前後、硏磨步驟前後之矽薄膜之膜厚偏差 之變化示於圖3。 實施例4之剝離後SOI晶圓在以氨-過氧化氫水溶液 蝕刻85nm後,矽薄膜之面內膜厚之偏差亦爲2nm左右並 未增加。該値與触刻量相比相當的小’爲實用之値。另外 φ ,CMP硏磨後之矽薄膜之面內膜厚之偏差同樣地顯示於 圖3。可知CMP硏磨後之膜厚偏差集中至最大7nm左右 。該値相對於硏磨量亦爲相當小之値,可知可獲得面內膜 厚均勻性優異之SOI晶圓。 如此,將藉由離子注入剝離法剝離之剝離後SOI晶圓 浸漬於氨-過氧化氫水溶液中蝕刻50nm以上,且隨後藉由 CMP硏磨硏磨10-50nm。據此,相較於以以往方法薄膜化 之SOI晶圓,可獲得面內膜厚偏差受到抑制之SOI晶圓 (實施例6、7 ’比較例5、6 ) 準備20片以離子注入法轉印薄膜之剝離後SOI晶圓 (矽薄膜之膜厚300nm左右),且分成實施例60片’比 較例50片。 隨後,將1〇片實施例之剝離後SOI晶圓浸漬於氨-過 氧化氫水溶液中,且蝕刻50nm左右,此時之氨-過氧化氫 水溶液之組成設爲NH4OH:H202:H20 = 1:0.2:10’溫度設爲 -31 - 201005883 80°C。其中NH4OH、H2〇2之濃度爲分別換算成29%水溶 液、換算成30%水溶液之情況。又,此時之蝕刻速度爲 3nm/分鐘弱之程度。 相對於此,比較例之剝離後SOI晶圓係以1 0片浸漬 於氨-過氧化氫水溶液中。 接著,對於實施例與比較例之剝離後SOI晶圓,使溫 度在900°C ~1200°C之溫度範圍內變化(實施例6、比較例 5)進行熱處理(處理時間固定爲1小時)。氛圍氣體爲 氫10%與氨90%之混合氣體。又,在上述氛圍中,將處理 溫度固定在950°C,且改變熱處理時間(實施例7、比較 例6 )。 隨後,如下進行評價。 以10x10 μιη之範圍,進行實施例之熱處理步驟前之 SOI晶圓之AF Μ観察,結果顯示於圖5(a),比較例之 熱處理步驟前之SOI晶圓觀察像示於圖5(b) »圖5爲 顯示實施例與比較例中之熱處理步驟前之剝離後SOI晶圓 藉由AFM表面觀察像之圖。 比較例之剝離後SOI晶圓之矽薄膜表面之面粗糙度以 RMS表示在 8.4nm,以 P-V値表示爲 74.1nm。觀察該 AFM像時觀察到無數突起狀者。 實施例之剝離後SOI晶圓爲表面粗糙度以RMS表示 爲3.3nm,以P-V表示爲34.5nm,可知與比較例者相比, 以氨-過氧化氫水溶液蝕刻可使表面粗糙度大幅降低。 蝕刻前後之SOI晶圓之矽薄膜之膜厚( 200mm晶圓 201005883 面內361點之平均)之變化示於圖6中。圖6爲實施例與 比較例中熱處理步驟前之剝離後SOI晶圓之矽薄膜膜厚變 化之比較圖。 可知實施例、比較例二者之熱處理步驟前之剝離後 S 01晶圓之矽薄膜膜厚於樣品間之偏差少。 又蝕刻前後之面內膜厚偏差之變化( 200mm晶圓之面 內361點之平均)示於圖7。圖7爲比較晶圓間之實施例 φ 與比較例中熱處理步驟前之剝離後SOI晶圓之矽薄膜之面 內膜厚偏差之圖。 實施例之剝離後SOI晶圓表面偏差相較於未進行蝕刻 之比較例之晶圓雖增加1 nm左右之偏差,但若將該値與 蝕刻量(50nm )相較則爲相當小之値,可謂已充分確保 面內膜厚均勻性。可知以如此實施例之蝕刻方法SOI層之 面內膜厚均勻性均未惡化。 改變處理溫度之熱處理後SOI晶圓之表面粗糙度與處 • 理溫度之關係顯示於圖8。圖8爲顯示實施例與比較例中 SOI晶圓之熱處理後之SOI晶圓之表面粗糙度與熱處理溫 度之關係圖。 相對於比較例之SOI晶圓中顯著呈現自1150°c熱處 理之效果,可知實施例之SOI晶圓自900 °c即可呈現出效 果。顯示去除該等大的突起狀之凹凸有必要在更高溫進行 ,但實施例之SOI晶圓藉氨-過氧化氫水溶液蝕刻,去除 該大的突起可在熱處理之低溫化側進行。The film thickness deviation of the tantalum film of the SOI wafer after peeling before and after the CMP honing step is as shown in Table 2, which is 5.3 nm to 5.5 nm in Example 3 and 5.2 nm to 6-5 nm in Example 4, respectively. Example 5 was @5.1 nm to 7.2 nm, 5.3 nm to 10.2 nm in Comparative Example 3, and 5.1 nm to 11.6 nm in Comparative Example 4. According to this, it is understood that the ruthenium film of the stripped SOI wafer of 5 Onm or more is etched by an ammonia-hydrogen peroxide aqueous solution by CMP honing to have a film thickness uniformity of 10 nm or less. SOI wafers. Moreover, it is impossible to achieve a honing amount of 1 〇 nm or less by CMP honing. In Example 4, after evaluating the film thickness of the tantalum film before and after etching with an aqueous ammonia-hydrogen peroxide solution, as shown in Fig. 2, it was understood that the deviation between the SOI wafers after the peeling was -30-201005883. Thereby, it can be judged that the etching by ammonia-hydrogen peroxide is stabilized. Further, the change in film thickness deviation of the tantalum film before and after the immersion step and before and after the honing step is shown in Fig. 3. After the peeling of the SOI wafer of Example 4 was 85 nm with an aqueous ammonia-hydrogen peroxide solution, the in-plane film thickness of the tantalum film was also about 2 nm and did not increase. This flaw is quite small compared to the amount of the touch, which is a practical flaw. Further, the deviation of the in-plane film thickness of the tantalum film after φ and CMP honing is similarly shown in Fig. 3. It can be seen that the film thickness deviation after CMP honing is concentrated to a maximum of about 7 nm. This enthalpy is also relatively small compared to the amount of honing, and it is known that an SOI wafer having excellent in-plane film thickness uniformity can be obtained. Thus, the peeled SOI wafer which was peeled off by the ion implantation lift-off method was immersed in an ammonia-hydrogen peroxide aqueous solution to etch 50 nm or more, and then honed by a CMP honing at 10 to 50 nm. According to this, an SOI wafer in which the variation in the in-plane film thickness is suppressed can be obtained as compared with the SOI wafer thinned by the conventional method (Examples 6, 7 'Comparative Examples 5 and 6). 20 sheets are prepared by ion implantation. The SOI wafer after peeling of the printed film (the film thickness of the germanium film was about 300 nm) was divided into 60 pieces of the comparative example 50 pieces. Subsequently, the peeled SOI wafer of the one-sheet embodiment was immersed in an aqueous ammonia-hydrogen peroxide solution and etched for about 50 nm, at which time the composition of the aqueous ammonia-hydrogen peroxide solution was set to NH4OH:H202:H20 = 1: The 0.2:10' temperature is set to -31 - 201005883 80 °C. The concentration of NH4OH and H2〇2 is converted into a 30% aqueous solution and converted into a 30% aqueous solution. Further, the etching rate at this time was weak to 3 nm/min. On the other hand, the SOI wafer after peeling of the comparative example was immersed in an ammonia-hydrogen peroxide aqueous solution at 10 sheets. Next, the SOI wafers after peeling of the examples and the comparative examples were subjected to heat treatment (the example 6 and the comparative example 5) in a temperature range of 900 ° C to 1200 ° C (the treatment time was fixed to 1 hour). The atmosphere gas is a mixed gas of 10% hydrogen and 90% ammonia. Further, in the above atmosphere, the treatment temperature was fixed at 950 ° C, and the heat treatment time was changed (Example 7 and Comparative Example 6). Subsequently, the evaluation was performed as follows. The AF inspection of the SOI wafer before the heat treatment step of the example was carried out in the range of 10×10 μm, and the results are shown in Fig. 5(a). The SOI wafer observation image before the heat treatment step of the comparative example is shown in Fig. 5(b). Fig. 5 is a view showing an image of the SOI wafer observed by the AFM surface after peeling before the heat treatment step in the examples and the comparative examples. The surface roughness of the tantalum film surface of the SOI wafer after the stripping of the comparative example was expressed by RMS at 8.4 nm and represented by P-V 7 at 74.1 nm. When the AFM image was observed, numerous projections were observed. The surface roughness of the SOI wafer after peeling in the example was 3.3 nm in terms of RMS and 34.5 nm in P-V. It was found that the surface roughness was greatly reduced by etching with an aqueous ammonia-hydrogen peroxide solution as compared with the comparative example. The variation of the film thickness of the tantalum film (the average of 361 points in the plane of the 200 mm wafer 201005883) of the SOI wafer before and after etching is shown in Fig. 6. Fig. 6 is a view showing a comparison of film thickness changes of the ruthenium film of the SOI wafer after peeling before the heat treatment step in the examples and the comparative examples. It can be seen that after the peeling before the heat treatment step of both the examples and the comparative examples, the film thickness of the S 01 wafer was less than the variation between the samples. Further, the change in the in-plane film thickness deviation before and after the etching (the average of 361 points in the plane of the 200 mm wafer) is shown in Fig. 7. Fig. 7 is a graph comparing the in-plane film thickness deviation of the tantalum film of the SOI wafer after the inter-wafer embodiment φ and the peeling process before the heat treatment step in the comparative example. The surface deviation of the SOI wafer after the peeling of the embodiment is increased by about 1 nm compared with the wafer of the comparative example which is not etched, but if the enthalpy is compared with the etching amount (50 nm), it is rather small. It can be said that the in-plane thickness uniformity is sufficiently ensured. It is understood that the in-plane film thickness uniformity of the SOI layer is not deteriorated by the etching method of the embodiment. The relationship between the surface roughness of the SOI wafer and the processing temperature after heat treatment to change the processing temperature is shown in Fig. 8. Fig. 8 is a graph showing the relationship between the surface roughness of the SOI wafer and the heat treatment temperature after heat treatment of the SOI wafer in the examples and the comparative examples. Compared with the effect of the heat treatment at 1150 °C in the SOI wafer of the comparative example, it is understood that the SOI wafer of the embodiment can exhibit an effect from 900 °c. It is shown that it is necessary to remove the large protrusion-like irregularities at a higher temperature, but the SOI wafer of the embodiment is etched by an aqueous ammonia-hydrogen peroxide solution, and the removal of the large protrusions can be performed on the low temperature side of the heat treatment.

其結果示於圖9。圖9係顯示實施例與比較例中SOI -33- 201005883 晶圓之熱處理後SOI晶圓之表面粗糙度與熱處理時間之關 係圖。 實施例7、比較例6二者之晶圓係隨時間降低表面粗 糙度,但可知施以蝕刻處理之實施例7之晶圓在4小時左 右之粗糙度集中至以RMS表示爲0.2nm左右。另一方面 ,可知未經蝕刻處理之比較例6之晶圓雖隨著時間而降低 粗糙度,但其程度相較於實施例7明顯極爲緩慢。 以下,以實施例、比較例更具體說明本發明,但本發 明並不受其限制。 (實施例8,比較例7-9 ) 首先,對8片石英晶圓施以噴砂處理。 接著,以下列各條件每次兩片進行處理。 實施例8 :在2%之HF溶液中浸漬30分鐘,隨後浸 漬於鹸溶液(NH4OH:H202:H20=1:〇.2:10)中 10 分鐘。 比較例7 :未進行洗淨 比較例8 :浸漬於2%HF溶液中3 0分鐘。 比較例 9:浸漬於鹼溶液(NH40H:H202:H20 = 1 :0.2:10 )中 1〇 分鐘。 接著’如圖11所示,使兩片與以上述條件處理石英 晶圓11進行相同條件之處理者,及兩片未進行噴砂處理 之評價用矽晶圓13,使噴砂處理面12與矽晶圓13之微 粒評價面15相對向以合計4片之晶圓配置於洗淨匣14中 。此時’石英晶圓11與矽晶圓13之間隔爲5mm。以微 201005883 粒計數器測量在該狀態下進行一般之RCA洗淨後之矽晶 圓13之評價面15之微粒(0.2μιη以上)之數目。由該測 定之微粒數進行石英晶圓11上附著之異物數之評價。測 定結果示於圖12。 如圖12所示,實施例8之HF洗淨後進行鹼洗淨之 晶圓相較於比較例7-9,測定出極少微粒。又,比較例8 僅進行HF洗淨時,測定出比未進行洗淨之比較例7之晶 # 圓更多之微粒數。比較例9之僅進行鹼洗淨之情況下’相 較於比較例7、8,微粒數較少,但無法去除微粒源。 (實施例9 -1 3 ) 首先,對6片石英晶圓施以噴砂處理。 接著,以下列各條件每次兩片進行處理。 實施例9:在2%之HF溶液中浸漬30分鐘’隨後浸 漬於ΜΗ4ΟΗ溶液(3 vol%)中10分鐘。 Φ 實施例10:在0.2 %之HF溶液中浸漬30分鐘’隨後 浸漬於鹼溶液(NH4OH:H2O2:H2O=l:l:10)中10分鐘。 實施例11:在2%之HF溶液中浸漬30分鐘’隨後浸 漬於鹼溶液(ΝΗ4ΟΗ:Η2〇2:Η2Ο = 1:0·2:10)中 1〇 分鐘。 實施例12:在2 %之HF溶液中浸漬30分鐘’隨後浸 漬於鹼系有機溶劑(8%ΤΜΑΗ溶液)中分鐘。 實施例13:在2%之HF溶液中浸漬30分鐘’隨後浸 漬於鹼溶液(ΚΟΗ溶液)中10分鐘。 接著,如圖11所示,使兩片與以上述條件處理之石 -35- 201005883 英晶圓11進行相同條件之處理者,及兩片未進行噴砂處 理之評價用矽晶圓13,使噴砂處理面12與微粒評價面15 相對向以合計4片之晶圓配置於洗淨匣14中。此時,石 英晶圓1 1與矽晶圓1 3之間隔設爲5 mm。以微粒計數器 測量在該狀態下進行一般之RC A洗淨後之矽晶圓1 3之評 價面15之微粒(0.2μιη以上)數。由該測定之顆粒數進 行石英晶圓U上附著之異物數之評價。在相同條件下僅 進行HF洗淨之比較例8之測定結果,與實施例9-1 3之測 參 定結果示於圖1 3。 如圖13所示,相較於僅進行相同條件之HF洗淨之 比較例8之測定數,隨後進行鹼洗淨之實施例9-13之微 粒測定數顯著減少,可知藉由該鹼洗淨可使微粒數明顯降 低。又,實施例1 1之鹼洗淨之微粒數最少。此係由於實 施例11之鹼溶液中之η2ο2之氧化力與ΝΗ4ΟΗ之相乘效 果造成者,由於與實施例10之鹸溶液相比Η202濃度減低The result is shown in Fig. 9. Fig. 9 is a graph showing the relationship between the surface roughness of the SOI wafer and the heat treatment time after heat treatment of the SOI-33-201005883 wafer in the examples and the comparative examples. The wafers of both of Example 7 and Comparative Example 6 reduced the surface roughness with time, but it was found that the wafer of Example 7 subjected to the etching treatment concentrated on the roughness of about 4 hours to about 0.2 nm in terms of RMS. On the other hand, it can be seen that the wafer of Comparative Example 6 which was not subjected to etching treatment lowered the roughness with time, but the degree was significantly slower than that of Example 7. Hereinafter, the present invention will be specifically described by way of Examples and Comparative Examples, but the present invention is not limited thereto. (Example 8 and Comparative Example 7-9) First, eight quartz wafers were subjected to sand blasting. Next, the treatment was carried out two times at a time under the following conditions. Example 8: Immersion in a 2% HF solution for 30 minutes, followed by immersion in a hydrazine solution (NH4OH: H202: H20 = 1: 〇. 2: 10) for 10 minutes. Comparative Example 7: No washing was performed Comparative Example 8: immersed in a 2% HF solution for 30 minutes. Comparative Example 9: Immersion in an alkali solution (NH40H: H202: H20 = 1 : 0.2: 10) for 1 minute. Next, as shown in FIG. 11, two sheets of the same conditions as those for processing the quartz wafer 11 under the above conditions, and two sheets of the evaluation wafer 13 which have not been subjected to sandblasting are used to form the sandblasted surface 12 and twins. The particle evaluation surface 15 of the circle 13 is placed in the cleaning crucible 14 in a total of four wafers. At this time, the interval between the quartz wafer 11 and the germanium wafer 13 is 5 mm. The number of particles (0.2 μm or more) of the evaluation surface 15 of the twin crystal 13 after the general RCA cleaning in this state was measured by a micro 201005883 particle counter. The number of foreign matter adhering to the quartz wafer 11 was evaluated from the measured number of particles. The measurement results are shown in Fig. 12. As shown in Fig. 12, the wafer which was subjected to alkali washing after HF washing in Example 8 was found to have few fine particles as compared with Comparative Example 7-9. Further, in Comparative Example 8, when only HF washing was performed, the number of particles larger than the crystal # circle of Comparative Example 7 which was not washed was measured. In Comparative Example 9, when only alkali washing was carried out, the number of fine particles was small compared with Comparative Examples 7 and 8, but the particulate source could not be removed. (Example 9 - 1 3) First, six quartz wafers were subjected to sand blasting. Next, the treatment was carried out two times at a time under the following conditions. Example 9: immersion in a 2% HF solution for 30 minutes' followed by immersion in a ΜΗ4 ΟΗ solution (3 vol%) for 10 minutes. Φ Example 10: immersion in 0.2% HF solution for 30 minutes' Subsequently immersed in an alkali solution (NH4OH: H2O2: H2O = 1: 1: 10) for 10 minutes. Example 11: immersion in a 2% HF solution for 30 minutes' followed by immersion in an alkali solution (ΝΗ4ΟΗ:Η2〇2:Η2Ο = 1:0·2:10) for 1 minute. Example 12: immersion in a 2% HF solution for 30 minutes' followed by immersion in an alkali-based organic solvent (8% hydrazine solution) for a minute. Example 13: immersion in a 2% HF solution for 30 minutes' followed by immersion in an alkali solution (ΚΟΗ solution) for 10 minutes. Next, as shown in FIG. 11, two sheets of the same conditions as those of the stone-35-201005883-inch wafer 11 processed under the above-described conditions, and two sheets of the wafer 34 for evaluation without blasting are used to make the blasting. The processing surface 12 and the fine particle evaluation surface 15 are disposed in the cleaning crucible 14 in a total of four wafers. At this time, the interval between the quartz wafer 1 1 and the germanium wafer 13 is set to 5 mm. The number of fine particles (0.2 μm or more) of the evaluation surface 15 of the wafer 1 3 after the general RC A cleaning was performed in this state was measured by a particle counter. The number of particles measured on the quartz wafer U was evaluated by the number of particles measured. The measurement results of Comparative Example 8 in which only HF washing was performed under the same conditions, and the results of the measurement in Example 9-1 3 are shown in Fig. 13. As shown in Fig. 13, the number of measurements of Comparative Example 8 in which HF washing was performed under the same conditions, and the number of particles of Example 9-13 which were subsequently subjected to alkali washing was remarkably reduced, and it was found that the number of particles measured by the alkali washing was significantly reduced. The number of particles can be significantly reduced. Further, the number of particles washed in the base of Example 1 was the smallest. This is because the oxidizing power of η2ο2 in the alkali solution of Example 11 is multiplied by ΝΗ4ΟΗ, since the concentration of Η202 is lower than that of the hydrazine solution of Example 10.

,但鹸之蝕刻效果並未變弱,可知可更有效率地去除微粒 G 〇 如上述,依據進行HF洗淨後進行鹼洗淨之本發明洗 淨方法,由於以HF洗淨可蝕刻去除成爲施以噴砂處理之 玻璃處理面特有之微粒源之凹凸,且此時游離並附著之異 物以鹼洗淨可防止再附著並去除,故可有效率地進行微粒 減少。 又,本發明並不限定於上述實施形態。上述實施形態 僅爲例示,凡具有與本發明申請專利範圍中所述之技術思 -36- 201005883 想實質上相同之構成,且可發揮同樣作用效果者,則均包 含於本發明之技術範圍內。 【圖式簡單說明】 圖1爲顯示本發明之SOI晶圓之製造方法之步驟之一 例之步驟圖。 圖2爲顯示實施例4中之氨-過氧化氫水溶液浸漬步 • 驟前後之剝離後SOI晶圓之矽薄膜之膜厚變化量之比較圖 〇 圖3係顯示實施例4中之浸漬步驟前後、CMP硏磨 步驟前後之剝離後SOI晶圓之矽薄膜之面內膜厚之偏差量 變化量之比較圖。 圖4爲槪要顯示本發明之SOI晶圓之製法流程圖。 圖5爲顯示實施例與比較例之熱處理步驟前之剝離後 SOI晶圓藉由AFM之表面觀察像之圖。However, the etching effect of the crucible is not weakened, and it can be seen that the fine particles G can be removed more efficiently. As described above, the cleaning method of the present invention which performs alkali washing after HF washing is etched and removed by HF washing. The irregularities of the particulate source unique to the glass-treated surface of the sandblasting treatment are applied, and the foreign matter which is freed and adhered at this time is washed with the alkali to prevent re-adhesion and removal, so that the reduction of the particles can be efficiently performed. Further, the present invention is not limited to the above embodiment. The above-described embodiments are merely illustrative, and those having substantially the same configuration as those of the technical idea-36-201005883 described in the patent application scope of the present invention and having the same effects are included in the technical scope of the present invention. . BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1 is a flow chart showing an example of the steps of a method of manufacturing an SOI wafer of the present invention. 2 is a graph showing a comparison of the film thickness variation of the tantalum film of the SOI wafer after the stripping of the ammonia-hydrogen peroxide aqueous solution in the fourth embodiment, and FIG. 3 is a view showing the impregnation step in Example 4. A comparison chart of the amount of change in the in-plane film thickness of the tantalum film after peeling of the SOI wafer before and after the CMP honing step. 4 is a flow chart showing the process of the SOI wafer of the present invention. Fig. 5 is a view showing the surface observation image of the SOI wafer by the AFM after peeling before the heat treatment step of the examples and the comparative examples.

® 圖6爲實施例與比較例之熱處理步驟前之剝離後SOI 晶圓之矽薄膜膜厚變化之比較圖。 圖7爲實施例與比較例之熱處理步驟前之剝離後SOI 晶圓之矽薄膜之面內膜厚偏差之比較圖。 圖8爲顯示實施例6與比較例5之SOI晶圓之熱處理 後之SOI晶圓表面粗糙度與熱處理溫度之關係圖。 圖9係顯示實施例7與比較例6之SOI晶圓之熱處理 後之SOI晶圓之表面粗糙度與熱處理時間之關係圖。 圖1〇爲顯示本發明之施以噴砂處理之玻璃處理面之 -37- 201005883 淨 洗 行 進 而 數 物 異 之 圓 晶 於 著 。 附 圖 價 程評 流以 之用 例爲 一 係 之 驟 步圖 淨 洗 11 11 時 將圖圖 圖 要 槪 之 態 狀 之 內 匣 淨 洗 於 置 配 圓 晶® Figure 6 is a graph comparing the film thickness variations of the SOI wafer after stripping before the heat treatment step of the examples and comparative examples. Fig. 7 is a graph showing the in-plane film thickness deviation of the tantalum film of the SOI wafer after peeling before the heat treatment step of the examples and the comparative examples. Fig. 8 is a graph showing the relationship between the surface roughness of the SOI wafer and the heat treatment temperature after heat treatment of the SOI wafers of Example 6 and Comparative Example 5. Fig. 9 is a graph showing the relationship between the surface roughness and the heat treatment time of the SOI wafer after heat treatment of the SOI wafers of Example 7 and Comparative Example 6. BRIEF DESCRIPTION OF THE DRAWINGS Fig. 1A is a view showing the crystallized surface of the glass treated surface of the present invention, which is subjected to a sandblasting treatment, in the form of a crystal. The attached version of the price evaluation method is a series of step-by-step diagrams. When the net wash is 11 11 , the map is to be cleaned and placed in the shape of the crystal.

果果 結結 定定 rfu rtu 孭 孭 之之 粒粒 微微 爲爲 2 3 11 IX 【主要元件符號說明】 1 0 : S 01晶圓 1 1 :砍晶圓 1 1 a :石英晶圓 1 2 :處理晶圓 1 2 a :噴砂處理面 1 3 :氧化膜 1 3 a :砂晶圓 1 4 :離子注入層 14a :洗淨匣 1 5 :貼合基板 1 5a :顆粒評價面 16 :矽薄膜 1 6a :高受損層 1 6b :低受損層 1 6 c :無受損層 17 :剝離後之SOI晶圓The fruit is determined to be rfu rtu. The grain is slightly 2 3 11 IX. [Main component symbol description] 1 0 : S 01 wafer 1 1 : chopped wafer 1 1 a : quartz wafer 1 2 : Processing wafer 1 2 a : Sandblasting surface 1 3 : Oxide film 1 3 a : Sand wafer 1 4 : Ion implantation layer 14a : Washing 匣 1 5 : Bonding substrate 1 5a : Particle evaluation surface 16 : 矽 film 1 6a: Highly damaged layer 1 6b: Low damaged layer 1 6 c : No damaged layer 17 : SOI wafer after peeling

Claims (1)

201005883 七、申請專利範圍-· 1. —種SOI晶圓的製造方法,其特徵爲至少具有下列 步驟: 使注入氫離子或稀有氣體離子或兩者而形成有離子注 入層之矽晶圓或附有氧化膜之矽晶圓與處理晶圓(handle wafer )貼合之準備貼合基板之步驟; 以沿著前述離子注入層進行剝離之下,將前述矽晶圓 • 轉印至前述處理晶圓上,而製作剝離後之SOI晶圓之步驟 t 於氨-過氧化氫水溶液中浸漬前述剝離後之SOI晶圓 ,藉此蝕刻50nm以上之步驟;及 藉由對前述在氨-過氧化氫水溶液中浸漬之剝離後之 SOI晶圓之矽薄膜層進行CMP硏磨,而硏磨10-50nm之 步驟。 2. 如申請專利範圍第1項之SOI晶圓的製造方法,其 • 中前述氨-過氧化氫水溶液係使用組成比以體積比計,氨 水(29wt% )設爲〇· 〇5〜2、過氧化氫水溶液(30wt% )設 爲0.01-0.5、水設爲10者。 3. 如申請專利範圍第1或2項之SOI晶圓的製造方法 ,其中前述準備貼合基板之步驟中,前述處理晶圓係矽、 藍寶石、氧化銘、石英、SiC、氮化鋁、玻璃中之任—材 料。 4. 一種SOI晶圓的製造方法,其特徵爲至少具有下列 步驟: -39- 201005883 使注入氫離子或稀有氣體離子或兩者而形成有離子 注入層之矽晶圓與處理晶圓貼合之準備貼合基板之步驟 以沿著前述離子注入層進行剝離之下,將前述矽晶圓 轉印至前述處理晶圓上,而製作剝離後之SOI晶圓之步驟 於氨-過氧化氫水溶液中浸漬前述剝離後之SOI晶圓201005883 VII. Patent Application Scope - 1. A method for manufacturing an SOI wafer, characterized in that it has at least the following steps: a silicon wafer or an attached film having an ion implantation layer formed by implanting hydrogen ions or rare gas ions or both a step of bonding a wafer with an oxide film and a handle wafer to prepare a bonded substrate; and transferring the germanium wafer to the processed wafer under peeling along the ion implantation layer And the step of preparing the stripped SOI wafer by immersing the stripped SOI wafer in an ammonia-hydrogen peroxide aqueous solution, thereby etching a step of 50 nm or more; and by using the ammonia-hydrogen peroxide aqueous solution described above The ruthenium film layer of the immersed and stripped SOI wafer is subjected to CMP honing, and the step of honing 10-50 nm. 2. In the method of manufacturing an SOI wafer according to claim 1, wherein the ammonia-hydrogen peroxide aqueous solution is used in a composition ratio, and the ammonia water (29 wt%) is set to 〇·〇5~2. The aqueous hydrogen peroxide solution (30% by weight) was set to 0.01 to 0.5, and the water was set to 10. 3. The method for manufacturing an SOI wafer according to claim 1 or 2, wherein in the step of preparing the bonded substrate, the processed wafer is germanium, sapphire, oxidized, quartz, SiC, aluminum nitride, glass The responsibility of the medium - materials. 4. A method of fabricating an SOI wafer, characterized by having at least the following steps: -39-201005883 bonding a wafer having an ion implantation layer and implanting a hydrogen ion or a rare gas ion or both to a processing wafer a step of preparing a bonded substrate to transfer the tantalum wafer onto the processed wafer under peeling along the ion implantation layer, and preparing the stripped SOI wafer in an ammonia-hydrogen peroxide aqueous solution Immersing the stripped SOI wafer 之步驟;及 對在前述氨-過氧化氫水溶液中浸漬之前述剝離後之 SOI晶圓進行溫度900 °C以上之熱處理之步驟。 5. 如申請專利範圍第4項之SOI晶圓的製造方法,其 中於前述氨-過氧化氫水溶液中浸漬之步驟中,係使前述 剝離後之SOI晶圓蝕刻20nm以上。And a step of subjecting the stripped SOI wafer immersed in the aqueous ammonia-hydrogen peroxide solution to a heat treatment at a temperature of 900 ° C or higher. 5. The method of producing an SOI wafer according to claim 4, wherein in the step of immersing in the aqueous ammonia-hydrogen peroxide solution, the SOI wafer after the stripping is etched by 20 nm or more. 6. 如申請專利範圍第4或5項之SOI晶圓的製造方法 ,其中前述氨-過氧化氫水溶液係使用組成比以體積比計 ,氨水(29wt% )設爲0.05〜2、過氧化氫水溶液(30wt% )設爲0.01〜〇_5、水設爲10者。 7. 如申請專利範圍第4或5項之SOI晶圓的製造方法 ,其中前述準備貼合基板之步驟中,前述處理晶圓係矽、 藍寶石、氧化鋁、石英、SiC、氮化鋁、玻璃中之任一材 料。 8. 如申請專利範圍第4或5項之SOI晶圓的製造方法 ,其中前述熱處理步驟係在氬、氮、氮之任一種氛圍中或 該等之混合氣體氛圍中進行。 -40- * 201005883 9·如申請專利範圍第4或5項之SOI晶圓的製造方法 ,其中前述熱處理步驟係在氧氛圍、或在氬、氮、氦中之 至少任一種氣體與氧之混合氣體氛圍中進行。 10. 如申請專利範圍第4或5項之SOI晶圓的製造方 法,其中前述熱處理步驟係在氫氣氛圍、或在氬、氮、氦 中之至少任一種氣體與氫氣之混合氣體氛圍中進行。 11. 一種對施以噴砂處理之玻璃處理面的洗淨方法, # 係對施以噴砂處理之玻璃處理面之洗淨方法,其特徵爲至 少以HF洗淨該處理面後,進行鹼洗淨。 12. 如申請專利範圍第11項之對施以噴砂處理之玻璃 處理面的洗淨方法,其中前述玻璃係石英玻璃。 1 3 .如申請專利範圍第1 2項之對施以噴砂處理之玻璃 處理面的洗淨方法,其中前述玻璃係成晶圓狀者。 14.如申請專利範圍第13項之對施以噴砂處理之玻璃 處理面的洗淨方法,其中前述晶圓係層合有單晶矽層者。 • 15.如申請專利範圍第14項之對施以噴砂處理之玻璃 處理面的洗淨方法,其中前述HF洗淨係以前述晶圓上之 單晶矽層由保護膠帶或有機保護膜予以保護之狀態下進行 〇 16.如申請專利範圍第11至15項中任一項之對施以 噴砂處理之玻璃處理面的洗淨方法,其中前述鹼洗淨中所 用之鹼溶液係NH40H、NaOH、K0H、CsOH之任一種或於 該等任一種中添加H202者。 1 7 .如申請專利範圍第1 1至1 5項中任一項之對施以 -41 - 201005883 噴砂處理之玻璃處理面的洗淨方法,其中前述驗洗淨中戶斤 用之鹼溶液係於濃度組成以Η2〇作爲10時,Νίί4〇Η (肖 算爲29%水溶液)爲〇.5~2、Η2〇2(換算爲3〇%水溶液) 爲0.0 1〜0.5之SCI溶液。 18. 如申請專利範圍第11至15項中任一項之對施以 噴砂處理之玻璃處理面的洗淨方法,其中淨φ所 用之鹼溶液係鹼系之有機溶劑。 19. 如申請專利範圍第11至15項中任一項之對施以 噴砂處理之玻璃處理面的洗淨方法,其中前述HF洗淨中 ,係對施以噴砂處理之玻璃處理面蝕刻20nm以上。 20. —種施加噴砂處理之玻璃,其特徵爲其係由申請 專利範圍第11至19項中任一項之對施以噴砂處理之玻璃 處理面的洗淨方法所洗淨者。 -42-6. The method for producing an SOI wafer according to claim 4 or 5, wherein the ammonia-hydrogen peroxide aqueous solution is used in a composition ratio by volume ratio, and ammonia water (29 wt%) is set to 0.05 to 2, hydrogen peroxide. The aqueous solution (30% by weight) was set to 0.01 to 〇_5, and the water was set to 10. 7. The method for manufacturing an SOI wafer according to claim 4 or 5, wherein in the step of preparing the bonded substrate, the processed wafer is germanium, sapphire, alumina, quartz, SiC, aluminum nitride, glass. Any of the materials. 8. The method for producing an SOI wafer according to the fourth or fifth aspect of the invention, wherein the heat treatment step is carried out in an atmosphere of any of argon, nitrogen and nitrogen or a mixed gas atmosphere. -40- * 201005883 9. The method for manufacturing an SOI wafer according to claim 4, wherein the heat treatment step is an oxygen atmosphere or a mixture of at least one of argon, nitrogen, and helium. It is carried out in a gas atmosphere. 10. The method of producing an SOI wafer according to claim 4 or 5, wherein the heat treatment step is carried out in a hydrogen atmosphere or in a mixed gas atmosphere of at least one of argon, nitrogen and helium. 11. A method for cleaning a glass treated surface subjected to sand blasting, and a method for washing a glass treated surface subjected to sandblasting, characterized in that after at least washing the treated surface with HF, alkali washing is performed. . 12. The method for cleaning a glass-treated surface subjected to sandblasting according to the eleventh aspect of the patent application, wherein the glass-based quartz glass. A cleaning method for a glass-treated surface subjected to sand blasting according to the first aspect of the patent application, wherein the glass is formed into a wafer. 14. A method of cleaning a glass-treated surface subjected to sand blasting according to claim 13 wherein said wafer is laminated with a single crystal layer. • 15. The method for cleaning a glass treated surface subjected to grit blasting according to claim 14 wherein the HF cleaning is protected by a protective tape or an organic protective film on the single crystal layer on the wafer. The method for washing a glass treated surface subjected to sand blasting according to any one of claims 11 to 15, wherein the alkali solution used in the alkali washing is NH40H, NaOH, Any one of K0H and CsOH or H202 added to any of them. 1 7 . The method for cleaning a glass treated surface of the sandblasting treatment of -41 - 201005883, as claimed in any one of claims 1 to 15 of the patent application, wherein the alkali cleaning solution used in the above-mentioned washing and cleaning When the concentration composition is Η2〇 as 10, Νίί4〇Η (29% aqueous solution) is S.5~2, Η2〇2 (converted to 3〇% aqueous solution) is a SCI solution of 0.01 to 0.5. 18. The method for cleaning a glass-treated surface subjected to sand blasting according to any one of claims 11 to 15, wherein the alkali solution used for the net φ is an alkali-based organic solvent. 19. The method for cleaning a glass-treated surface subjected to sand blasting according to any one of claims 11 to 15, wherein the HF washing is performed by etching a glass treated surface of the blasting treatment to a thickness of 20 nm or more. . A glass for blasting treatment characterized by being washed by a washing method of a glass-treated surface subjected to grit blasting according to any one of claims 11 to 19. -42-
TW098109182A 2008-03-21 2009-03-20 SOI wafer manufacturing method and glass cleaning method TWI483350B (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008074646 2008-03-21
JP2008074501 2008-03-21
JP2008094594 2008-04-01

Publications (2)

Publication Number Publication Date
TW201005883A true TW201005883A (en) 2010-02-01
TWI483350B TWI483350B (en) 2015-05-01

Family

ID=44826462

Family Applications (1)

Application Number Title Priority Date Filing Date
TW098109182A TWI483350B (en) 2008-03-21 2009-03-20 SOI wafer manufacturing method and glass cleaning method

Country Status (1)

Country Link
TW (1) TWI483350B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI549192B (en) * 2013-05-29 2016-09-11 Shinetsu Handotai Kk Method of manufacturing wafers
TWI601185B (en) * 2014-01-27 2017-10-01 Shin-Etsu Handotai Co Ltd A semiconductor wafer cleaning tank and a method of manufacturing a bonded wafer
CN113381286A (en) * 2021-06-02 2021-09-10 山东大学 Method for preparing crystal film by ion beam reinforced corrosion

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7749910B2 (en) * 2001-07-04 2010-07-06 S.O.I.Tec Silicon On Insulator Technologies Method of reducing the surface roughness of a semiconductor wafer
US6911375B2 (en) * 2003-06-02 2005-06-28 International Business Machines Corporation Method of fabricating silicon devices on sapphire with wafer bonding at low temperature
JP2006216826A (en) * 2005-02-04 2006-08-17 Sumco Corp Manufacturing method of soi wafer
DE102005045339B4 (en) * 2005-09-22 2009-04-02 Siltronic Ag Epitaxial silicon wafer and process for producing epitaxially coated silicon wafers

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI549192B (en) * 2013-05-29 2016-09-11 Shinetsu Handotai Kk Method of manufacturing wafers
TWI601185B (en) * 2014-01-27 2017-10-01 Shin-Etsu Handotai Co Ltd A semiconductor wafer cleaning tank and a method of manufacturing a bonded wafer
CN113381286A (en) * 2021-06-02 2021-09-10 山东大学 Method for preparing crystal film by ion beam reinforced corrosion
CN113381286B (en) * 2021-06-02 2023-03-03 山东大学 Method for preparing crystal film by ion beam reinforced corrosion

Also Published As

Publication number Publication date
TWI483350B (en) 2015-05-01

Similar Documents

Publication Publication Date Title
JP6373354B2 (en) Method of manufacturing a semiconductor on insulator wafer for reducing write point defects and surface roughness
JP6070954B2 (en) Semiconductor substrate on glass having stiffening layer and manufacturing process thereof
JP5572085B2 (en) Manufacturing method of SOI wafer
JP5135935B2 (en) Manufacturing method of bonded wafer
KR101541940B1 (en) Method for producing soi substrate
TWI357101B (en) Method for producing bonded wafer
US8288251B2 (en) Method for preparing SOI substrate having backside sandblasted
US20030089950A1 (en) Bonding of silicon and silicon-germanium to insulating substrates
JP2010135764A (en) Method for manufacturing silicon thin-film transfer insulating wafer
JP2010538459A (en) Reuse of semiconductor wafers in delamination processes using heat treatment
JP2006210899A (en) Process for producing soi wafer, and soi wafer
US20110076849A1 (en) Process for bonding and transferring a layer
KR101901872B1 (en) Soi wafer manufacturing method
WO2004055871A1 (en) Method for manufacturing soi wafer
TWI685019B (en) Method for manufacturing silicon wafer on insulator
TWI716627B (en) Method for manufacturing bonded SOI wafer
WO2009141954A1 (en) Bonded wafer manufacturing method, and bonded wafer
TW201005883A (en) Method for manufacturing soi wafer
JP2016201454A (en) Soi wafer manufacturing method
JP5411438B2 (en) Manufacturing method of SOI substrate
JP5443819B2 (en) Method for manufacturing a roughened substrate
JP5531642B2 (en) Manufacturing method of bonded wafer
JP5368000B2 (en) Manufacturing method of SOI substrate
JP2010189234A (en) Heat conduction member with low-stress and diffusion-barrier film
JP2006013179A (en) Method for manufacturing soi wafer