TW200943499A - Method of fabricating semiconductor package - Google Patents

Method of fabricating semiconductor package

Info

Publication number
TW200943499A
TW200943499A TW097111950A TW97111950A TW200943499A TW 200943499 A TW200943499 A TW 200943499A TW 097111950 A TW097111950 A TW 097111950A TW 97111950 A TW97111950 A TW 97111950A TW 200943499 A TW200943499 A TW 200943499A
Authority
TW
Taiwan
Prior art keywords
heat sink
chip
encapsulant
substrate
opening
Prior art date
Application number
TW097111950A
Other languages
Chinese (zh)
Other versions
TWI364097B (en
Inventor
Min-Shun Hung
Ho-Yi Tsai
Cheng-Hsu Hsiao
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siliconware Precision Industries Co Ltd filed Critical Siliconware Precision Industries Co Ltd
Priority to TW097111950A priority Critical patent/TWI364097B/en
Publication of TW200943499A publication Critical patent/TW200943499A/en
Application granted granted Critical
Publication of TWI364097B publication Critical patent/TWI364097B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

A method of fabricating a semiconductor package is disclosed, comprising providing a carrier member formed with openings and a plurality of substrates, each substrate being mounted with a flip-chip type semiconductor chip and a heat sink respectively, wherein the size of the substrate is substantially equal to that of the predetermined package, the size of the heat sink being smaller than the substrate for positioning the substrate in the opening of the carrier member; forming an encapsulant on the opening for encapsulating the chip and the heat sink, wherein the coverage of the encapsulant is larger than the size of the opening; performing a de-molding process to remove the encapsulant covering on the heat sink and by laser; cutting along the edges of the substrate to obtain a plurality of semiconductor packages, allowing the encapsulant to directly enclose the chip and the heat sink and further removing the encapsulant covering on the upper heat sink to effectively dissipate the heat of the chip, thereby preventing the chip from being damaged by grounding or chemical etching in order to remove the encapsulant therefrom as in prior techniques, and further reducing wear problem of the heat sink by the cutting tool.
TW097111950A 2008-04-02 2008-04-02 Method of fabricating semiconductor package TWI364097B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW097111950A TWI364097B (en) 2008-04-02 2008-04-02 Method of fabricating semiconductor package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW097111950A TWI364097B (en) 2008-04-02 2008-04-02 Method of fabricating semiconductor package

Publications (2)

Publication Number Publication Date
TW200943499A true TW200943499A (en) 2009-10-16
TWI364097B TWI364097B (en) 2012-05-11

Family

ID=44869022

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097111950A TWI364097B (en) 2008-04-02 2008-04-02 Method of fabricating semiconductor package

Country Status (1)

Country Link
TW (1) TWI364097B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108807360A (en) * 2017-04-26 2018-11-13 日月光半导体(韩国)有限公司 The method of semiconductor packaging device and manufacture semiconductor packaging device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108807360A (en) * 2017-04-26 2018-11-13 日月光半导体(韩国)有限公司 The method of semiconductor packaging device and manufacture semiconductor packaging device

Also Published As

Publication number Publication date
TWI364097B (en) 2012-05-11

Similar Documents

Publication Publication Date Title
TW200733322A (en) Semiconductor package with heat dissipating device and fabrication method thereof
TW200636954A (en) Thermally enhanced semiconductor package and fabrication method thereof
TW200802635A (en) Heat sink package structure and method for fabricating the same
US7975377B2 (en) Wafer scale heat slug system
TW200644060A (en) Semiconductor device for accommodating large chip, fabrication method thereof, and carrier used in the semiconductor device
TW201314757A (en) Dicing before grinding after coating
TW200719446A (en) Semiconductor package and substrate structure thereof
TW200614462A (en) Semiconductor package with heat sink and fabrication method thereof
TW200623365A (en) Heat dissipating semiconductor package and fabrication method thereof
SG170693A1 (en) Semiconductor package and method of mounting semiconductor die to opposite sides of tsv substrate
WO2010036051A3 (en) Structure and manufacture method for multi-row lead frame and semiconductor package
WO2009142391A3 (en) Light-emitting device package and method of manufacturing the same
WO2009035858A3 (en) Imager die package and methods of packaging an imager die on a temporary carrier
WO2012173790A3 (en) Hybrid laser and plasma etch wafer dicing using substrate carrier
WO2008027694A3 (en) Stackable packages for three-dimensional packaging of semiconductor dice
WO2011123670A3 (en) Method and apparatus for improved wafer singulation
WO2011139875A3 (en) Tce compensation for ic package substrates for reduced die warpage assembly
WO2011088384A3 (en) Solder pillars in flip chip assembly and manufacturing method thereof
TW200802629A (en) Heat sink package structure and method for fabricating the same
KR20180084587A (en) Method of manufacturing semiconductor package
TW200644196A (en) Method for forimg wafer-level heat spreader structure and packaging structure thereof
TW200701488A (en) Heat dissipating semiconductor package and fabrication method thereof
CN204130517U (en) The wafer level chip scale package structure of belt edge protection and chip packaging unit
TW200601468A (en) Method for fabricating semiconductor package
CN210073830U (en) Electronic device