TW200929864A - Topology structure of multiple loads - Google Patents

Topology structure of multiple loads Download PDF

Info

Publication number
TW200929864A
TW200929864A TW96150158A TW96150158A TW200929864A TW 200929864 A TW200929864 A TW 200929864A TW 96150158 A TW96150158 A TW 96150158A TW 96150158 A TW96150158 A TW 96150158A TW 200929864 A TW200929864 A TW 200929864A
Authority
TW
Taiwan
Prior art keywords
connection point
receiving end
transmission line
length
signal
Prior art date
Application number
TW96150158A
Other languages
Chinese (zh)
Inventor
Shou-Kuo Hsu
Hsiao-Chuan Tu
Yu-Chang Pai
Original Assignee
Hon Hai Prec Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hon Hai Prec Ind Co Ltd filed Critical Hon Hai Prec Ind Co Ltd
Priority to TW96150158A priority Critical patent/TW200929864A/en
Publication of TW200929864A publication Critical patent/TW200929864A/en

Links

Landscapes

  • Dc Digital Transmission (AREA)

Abstract

A topology structure of multiple loads includes a signal control terminal configured to send a driving signal. The signal control terminal is connected to a first connection point via a transmitting line. The first connection point is connected to a first receiving terminal and a second connection point respectively via two transmitting lines. Line length between the first connection point and the first receiving terminal is greater than that between the first connection point and the second connection point, and a resistor is connected in the transmitting line between the first connection point and the first receiving terminal. The resistor weakens signals transmitted to the first receiving terminal, reduces signal reflections, and improves signal integrity at the first receiving terminal.

Description

200929864 九、發明說明: .【發明所屬之技術領域】 - 本發明係關於一種多重負載拓撲架構。 【先前技術】 電子技術之發展使得積體電路之工作速度愈來愈快, 工作頻率愈來愈高,其上設計之負载即晶片數亦愈來愈 多,於是設計者在設計時經常需要將—訊號控制端連接至 ❹兩個甚至更多晶片’用於為該兩個甚至更多晶片提供訊 號。 參照圖1,為習知技術中一種多重負載拓撲架構,其 包括一訊號控制端10及五個接收端2〇、3〇、40、、 60’其中該訊號控制端10與五個接收端2〇、3〇、4〇、5〇 及60之間以拓撲架構相連接,其包括有四個連接點八、 B、C 及 D。 在此架構中,驅動訊號是從訊號控制端1〇出發沿傳輸 〇線到達各接收端,由於各接收端分佈不均勻,即從該訊號 控制端10出發的訊號到達各接收端所經過的傳輪線長产 會有所不同’而該驅動訊號每經過一段距離的傳輪線就$ 存在一定時間的延遲,如果兩傳輸線的長度差異大於誃驅 動訊號的訊號傳輸速度與訊號上升時間的乘積,則該S傳 輸線所連接的接收端所接收到的訊號將會明顯不同^同 時,由於各接收端之間的距離相差較大,導致較遠接收端 的反射訊號會反射至其他較近接收端處,從而使得距離車々 近的接收端所接收的訊號產生疊加,此時會使其波形在上 200929864 升期間產生非單調(non-monotonic )現象,影響了訊號 .的完整性及其功能,導致時序和數位運算錯誤。 • 請繼續參照圖2,其為圖1中各接收端所接收到的訊 號的仿真波形圖’其中訊號曲線22、33、44、55及66分 別對應為接收端2〇、3〇、4〇、5〇及6〇的訊號仿真曲線, 從圖2中我們可以看出,接收端20、30對應的訊號仿真 曲線22及33在上升期間產生嚴重的非單調現象,其有可 能會影響訊號的完整性,更有可能導致時序和數位運算錯 誤。 【發明内容】 . 鑒於以上内容,有必要提供一種多重負載拓撲架構, 用於減弱接收端所接收之訊號之非單調性,以提升系統工 作之穩定性。 一種多重負載拓撲架構,包括一用於發送驅動訊號的 訊號控制端,該訊號控制端透過一傳輸線連接至一第一連 ❹接點,該第一連接點分別經由兩傳輸線連接至一第一接收 端及一第二連接點,該第一接收端與該第一連接點之間的 傳輸線的長度大於該第二連接點與該第一連接點之間的傳 輸線的長度,一第一電阻連接在該第一連接點與該第一接 收端之間的傳輸線上。 月'J述多重負載拓撲架構中,第一電阻可以衰減進入第 一接收端的噪音訊號強度,改善其過大的反射現象,保證 第一接收端接收到訊號的完整性’確保系統穩定工作。 【實施方式】 200929864 參照圖3,本發明多重負載拓撲架構的較佳實施方式 .包括一訊號控制端100,五個接收端200、300、400、 • 500、600’電阻^卜“厂“^及若干傳輸線’其中 訊號控制端100與五個接收端200、300、400、500及 600之間採用菊花鏈拓撲方式相連接,該訊號控制端工〇〇 透過一傳輸線連接至一第一連接點E,該第一連接點£分 別經由兩傳輸線連接至接收端200及一第二連接點F,該 ❹第=連接點F分別透過兩傳輸線連接至接收端3〇〇及一 第三連接點G,該第三連接點G分別透過兩傳輸線連接 至接收端400及一第四連接點η,該第四連接點H分別 透過兩傳輸線連接至接收端5〇〇及6〇〇。該接收端4〇〇為 ,試(Debug)裝置,其僅僅用於協助偵測傳輸協定的 内容,不具有資料傳輸功能,該等接收端200、300、5〇〇 及600均為具有責料傳輸功能的接收端。上述菊花缝拓撲 架構中’該接收端200與該第—連接點e之間的傳輸線 〇的長度大於該第二連接點F與該第一連接點E之間傳輸 線的長度1¾電阻RS1連接在該第一連接點E與接收端 200之間的傳輸線上;該第二連接點F與該第三連接點G 之間的傳輸線的長度大於該第二連接點F與該接收端卿 之間的傳輸線的長度,該電阻RS2連接在該第二連接點F 與第三連接點G之間的傳輸線上;該第四連接點Η與該 第一連接點G之間的傳輸線的長度大於該接收端伽與 該第三連接點G之間的傳輸線的長度;該第四連接點η與 該接收端600之間的傳輸線的長度大於該第四連接點η 200929864 與該接收端500之間的傳輸線的長度,該電阻rs3連接 在該第四連接點]^與接收端6〇〇之間的傳輸線上。 上述多重負載拓撲架構中,驅動訊號從該訊號控制端 100出發沿傳輸線到達各接收端200、300、400、5〇〇及 600此時該電阻RS1可以衰減進入接收端200的訊號強 度,改善其過大的反射現象,電阻RS2提升進入接收端 300的非單調現象電壓準位,使電壓準位高過臨界電壓, ❹電阻RS3降低接收端6〇〇的過射現象。在上述多重負載 拓撲架構中連接電阻RS1,RS2及RS3使得該接收端 2〇〇、300及600所接收的訊號品質得以提升,避免其發 生非單調現象,確保系統工作的穩定性。 ♦ 請繼續參照圖4,其為對本發明多重負載拓撲架構中 多重負載所接收的訊號進行仿真驗證的波形圖,其中訊號 曲線222、333、444、555及666分別對應為接收端 200、300、400、500及600的訊號仿真曲線,從圖4中 〇可以看出’該接收端200及300接收的訊號波形已無非單 調現象,其他接收端所接收的訊號也均無明顯的非單調現 象產生。由於該接收端400為一調試裝置,其僅僅用於協 助偵測傳輸協定的内容,故可以忽略其所接收的訊號的非 單調現象,即不用在該第三連接點G與第四連接點η之 間設置另一電阻來增強進入接收端400的訊號強度,從而 可以減少整個菊花鍵拓撲架構中電阻的使用量,既節省成 本’還可以減少到達各接收端的訊號的延遲時間。 前述實施方式以五分支電路、四連接點為例進行說 200929864200929864 IX. Description of the invention: . [Technical field to which the invention pertains] - The present invention relates to a multiple load topology architecture. [Prior Art] The development of electronic technology has made the working speed of integrated circuits faster and faster, and the working frequency is getting higher and higher. The load on the design is more and more, so the designers often need to design them. - The signal control terminal is connected to two or more wafers 'for providing signals to the two or more chips. Referring to FIG. 1 , a multi-load topology architecture of the prior art includes a signal control terminal 10 and five receiving terminals 2 〇, 3 〇, 40, 60 ′ where the signal control terminal 10 and the five receiving terminals 2 〇, 3〇, 4〇, 5〇, and 60 are connected by a topological architecture, which includes four connection points eight, B, C, and D. In this architecture, the driving signal is sent from the signal control terminal 1 to the receiving end along the transmission line. Since the receiving ends are unevenly distributed, the signal from the signal control terminal 10 reaches the receiving end. The long-term production of the wheel will be different, and there is a delay of the transmission line for each distance of the drive signal. If the length difference between the two transmission lines is greater than the product of the signal transmission speed of the driving signal and the signal rise time, The signal received by the receiving end connected to the S transmission line will be significantly different. Meanwhile, since the distance between the receiving ends is different, the reflected signal of the far receiving end will be reflected to other nearby receiving ends. Therefore, the signals received by the receiving end close to the rut are superimposed, which causes the waveform to generate a non-monotonic phenomenon during the last 200929864 liter, which affects the integrity of the signal and its function, resulting in timing. And digital operation error. • Please continue to refer to FIG. 2 , which is a simulation waveform diagram of the signals received by the receiving ends in FIG. 1 , wherein the signal curves 22 , 33 , 44 , 55 , and 66 correspond to the receiving ends 2〇, 3〇, 4〇, respectively. The signal simulation curves of 5〇 and 6〇, we can see from Figure 2 that the signal simulation curves 22 and 33 corresponding to the receiving ends 20 and 30 generate severe non-monotonic phenomena during the rising period, which may affect the signal. Integrity is more likely to cause timing and digital bit errors. SUMMARY OF THE INVENTION In view of the above, it is necessary to provide a multi-load topology structure for reducing the non-monotonicity of signals received by the receiving end to improve the stability of the system operation. A multi-load topology structure includes a signal control terminal for transmitting a driving signal, the signal control terminal is connected to a first connection point through a transmission line, and the first connection point is respectively connected to a first reception via two transmission lines And a second connection point, a length of the transmission line between the first receiving end and the first connection point is greater than a length of a transmission line between the second connection point and the first connection point, and a first resistor is connected a transmission line between the first connection point and the first receiving end. In the multi-load topology architecture of the month, the first resistor can attenuate the noise signal strength entering the first receiving end, improve its excessive reflection phenomenon, and ensure the integrity of the signal received by the first receiving end to ensure stable operation of the system. [Embodiment] 200929864 Referring to Figure 3, a preferred embodiment of the multiple load topology architecture of the present invention includes a signal control terminal 100, five receiving terminals 200, 300, 400, 500, 600' resistors ^ "factory" ^ And a plurality of transmission lines, wherein the signal control terminal 100 is connected to the five receiving ends 200, 300, 400, 500, and 600 by a daisy chain topology, and the signal control terminal is connected to a first connection point through a transmission line. E, the first connection point is respectively connected to the receiving end 200 and a second connecting point F via two transmission lines, and the first connection point F is respectively connected to the receiving end 3〇〇 and a third connecting point G through two transmission lines. The third connection point G is connected to the receiving end 400 and a fourth connecting point η through two transmission lines respectively, and the fourth connection point H is respectively connected to the receiving ends 5 〇〇 and 6 透过 through two transmission lines. The receiving end 4 is a Debug device, which is only used to assist in detecting the content of the transmission protocol, and has no data transmission function, and the receiving ends 200, 300, 5, and 600 are all blamed. The receiving end of the transmission function. In the above-described chrysanthemum structure, the length of the transmission line 该 between the receiving end 200 and the first connection point e is greater than the length of the transmission line between the second connection point F and the first connection point E, and the resistance RS1 is connected thereto. a transmission line between the first connection point E and the receiving end 200; a length of the transmission line between the second connection point F and the third connection point G is greater than a transmission line between the second connection point F and the receiving end The length of the transmission line is connected to the transmission line between the second connection point F and the third connection point G; the length of the transmission line between the fourth connection point Η and the first connection point G is greater than the length of the receiving end a length of the transmission line with the third connection point G; a length of the transmission line between the fourth connection point η and the receiving end 600 is greater than a length of the transmission line between the fourth connection point η 200929864 and the receiving end 500 The resistor rs3 is connected to the transmission line between the fourth connection point and the receiving end 6〇〇. In the multi-load topology, the driving signal is sent from the signal control terminal 100 to the receiving ends 200, 300, 400, 5, and 600 along the transmission line. At this time, the resistor RS1 can attenuate the signal strength entering the receiving end 200, thereby improving the signal strength. Excessive reflection phenomenon, the resistor RS2 boosts the non-monotonic voltage level entering the receiving terminal 300, so that the voltage level is higher than the threshold voltage, and the ❹ resistor RS3 reduces the overshoot phenomenon at the receiving end. In the above multiple load topology, connecting the resistors RS1, RS2 and RS3 enables the quality of the signals received by the receiving terminals 2, 300 and 600 to be improved, thereby avoiding non-monotonic phenomena and ensuring the stability of the system operation. ♦ Please continue to refer to FIG. 4 , which is a waveform diagram for performing simulation verification on signals received by multiple loads in the multiple load topology architecture of the present invention, wherein the signal curves 222 , 333 , 444 , 555 , and 666 respectively correspond to the receiving ends 200 , 300 , The signal simulation curves of 400, 500 and 600, as can be seen from Fig. 4, 'the signal waveforms received by the receiving ends 200 and 300 are not monotonous, and the signals received by other receiving ends have no obvious non-monotonic phenomenon. . Since the receiving end 400 is a debugging device, which is only used to assist in detecting the content of the transmission protocol, the non-monotonic phenomenon of the received signal can be ignored, that is, the third connection point G and the fourth connection point η are not needed. Another resistor is provided to enhance the signal strength entering the receiving end 400, thereby reducing the amount of resistance used in the entire daisy-chain topology, which saves cost' and also reduces the delay time of signals arriving at each receiving end. The foregoing embodiment takes a five-branch circuit and four connection points as an example. 200929864

明’其也可以i高用甘a # 連接點處, 傳輸線的長 傳輸線之一 阻,以減少電阻的使用量, J σ奴明寻利要件,爰依法提出專 者僅為本發明之較佳實施例,舉凡 在爰依本發明精神所作之等效修飾 綜上所述, 利申請。惟,以 熟悉本案技藝之人士 或變化,皆應涵蓋於以下之令請專利範圍内。 乂 【圖式簡單說明】 圖1係習知之多重負載拓撲架構示意圖。 圖2係對圖1中多重負載所接收之訊號進行仿真驗證 之波形圖。 、° 圖3係本發明多重負載拓撲架構較佳實施方式之架構 示意圖。 圖4係對圖3中多重負載所接收之訊號進行仿真驗證 之波形圖。 【主驽元件符號說明】 訊號控:制端 100 接收端 200、300、400、500、600 電阻 RSI、RS2、RS3 11Ming 'It can also be used at the connection point of the Gan a # connection line, one of the long transmission lines of the transmission line to reduce the amount of resistance used, J σ slaves to find the necessary elements, 提出 according to the law is only the best of the present invention The embodiments are described in detail in the equivalent modifications made in accordance with the spirit of the invention. However, those who are familiar with the skill of the case or changes should be covered by the following patents.乂 [Simple description of the diagram] Figure 1 is a schematic diagram of a conventional multi-load topology. Figure 2 is a waveform diagram of the simulation verification of the signals received by the multiple loads of Figure 1. 3 is a schematic diagram of the architecture of a preferred embodiment of the multiple load topology architecture of the present invention. Figure 4 is a waveform diagram of simulation verification of the signals received by the multiple loads of Figure 3. [Main Unit Symbol Description] Signal Control: Terminal 100 Receiver 200, 300, 400, 500, 600 Resistor RSI, RS2, RS3 11

Claims (1)

200929864 十、申請專利範圍 ‘ ▼ .1.種多重負載拓撲架構,包括一用於發送驅動訊號的訊 * 號控制鈿,該訊號控制端透過一傳輸線連接至一第一連 接點,該第一連接點分別經由兩傳輸線連接至一第一接 收端及一第二連接點,該第一接收端與該第一連接點之 間的傳輸線的長度大於該第二連接點與該第一之 間的傳輸線的長度,一第一電阻連接在該第一連接點與 ❹該第一接收端之間的傳輸線上。 2. 如中請專利範圍第}項所述之多重負載拓撲架構,其中 該第二連接點分別透過兩傳輸線連接至一第二接收端及 一第三連接點,該第二連接點與該第三連接點之間的傳 輸線的長度大於該第二連接點與該第二接收端之間的傳 輸線的長度,-第二電阻連接在該第二連接點與該第三 連接點之間的傳輸線上。 3. 如申sf專利範圍第2項所述之多重負載拓撲架構,其中 ❹該第三連接點分別透過兩傳輸線連接至一第三接收端及 -第四連接點,該第四連接點與該第三連接點之間的傳 輸線長度大於該第三接收端與該第三連接點之間的傳輸 2長度’該第三接收端為—不具有資料傳輪功能的接 4. 如申請專利範圍第3項所述之多重負載拓撲架構,其中 該第三接收端為一調試裝置。 、 5. 如申請專利範圍第3項所述之多重負載拓撲架構,其中 該第四連接點分別透過兩傳輸線連接至一第四接收端及 12 200929864 一第五接收端,該第四連接點與該第五接收端之間的傳 輸線長度大於該第四接收端與該第四連接點之間的傳輸 線的長度,一第三電阻電連接在該第四連接點與該第五 接收端之間的傳輸線上。 13200929864 X. Patent application scope ' ▼ .1. A multi-load topology architecture, comprising a signal control device for transmitting a driving signal, the signal control terminal is connected to a first connection point through a transmission line, the first connection The points are respectively connected to a first receiving end and a second connecting point via two transmission lines, and a length of the transmission line between the first receiving end and the first connecting point is greater than a transmission line between the second connecting point and the first connecting line The length of the first resistor is connected to the transmission line between the first connection point and the first receiving end. 2. The multi-load topology as described in the above-mentioned patent scope, wherein the second connection point is respectively connected to a second receiving end and a third connecting point through two transmission lines, the second connection point and the second connection point The length of the transmission line between the three connection points is greater than the length of the transmission line between the second connection point and the second receiving end, and the second resistor is connected to the transmission line between the second connection point and the third connection point . 3. The multiple load topology as described in claim 2, wherein the third connection point is connected to a third receiving end and a fourth connecting point through two transmission lines, the fourth connection point and the The length of the transmission line between the third connection point is greater than the length of the transmission 2 between the third receiving end and the third connection point. The third receiving end is a connection that does not have a data transmission function. The multi-load topology architecture of the third aspect, wherein the third receiving end is a debugging device. 5. The multi-load topology as described in claim 3, wherein the fourth connection point is respectively connected to a fourth receiving end and 12 200929864 a fifth receiving end through two transmission lines, and the fourth connection point is The length of the transmission line between the fifth receiving end is greater than the length of the transmission line between the fourth receiving end and the fourth connecting end, and a third resistor is electrically connected between the fourth connecting point and the fifth receiving end. Transmission line. 13
TW96150158A 2007-12-26 2007-12-26 Topology structure of multiple loads TW200929864A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW96150158A TW200929864A (en) 2007-12-26 2007-12-26 Topology structure of multiple loads

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW96150158A TW200929864A (en) 2007-12-26 2007-12-26 Topology structure of multiple loads

Publications (1)

Publication Number Publication Date
TW200929864A true TW200929864A (en) 2009-07-01

Family

ID=44864679

Family Applications (1)

Application Number Title Priority Date Filing Date
TW96150158A TW200929864A (en) 2007-12-26 2007-12-26 Topology structure of multiple loads

Country Status (1)

Country Link
TW (1) TW200929864A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI448903B (en) * 2009-08-21 2014-08-11 Hon Hai Prec Ind Co Ltd Differential signal transmission device
CN115442176A (en) * 2022-08-22 2022-12-06 中国电子科技集团公司第十四研究所 Large-scale multi-load single-ended bus circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI448903B (en) * 2009-08-21 2014-08-11 Hon Hai Prec Ind Co Ltd Differential signal transmission device
CN115442176A (en) * 2022-08-22 2022-12-06 中国电子科技集团公司第十四研究所 Large-scale multi-load single-ended bus circuit
CN115442176B (en) * 2022-08-22 2024-04-16 中国电子科技集团公司第十四研究所 Large-scale multi-load single-ended bus circuit

Similar Documents

Publication Publication Date Title
JP5897038B2 (en) Voltage mode driver with pre-emphasis
JP6555208B2 (en) Ringing suppression circuit
JP4398482B2 (en) Output buffer circuit, signal transmission interface circuit and device
US7573353B2 (en) Circuit topology for multiple loads
US8063663B2 (en) Differential signal transmitting apparatus and differential signal receiving apparatus
TW200929864A (en) Topology structure of multiple loads
US7746195B2 (en) Circuit topology for multiple loads
US7843281B2 (en) Circuit topology for multiple loads
Choi et al. Multimode transceiver for high-density interconnects: Measurement and validation
JP2004215128A (en) Terminating resistance device, data transmitter and inspection method of terminating resistance circuit
KR20010102404A (en) Bus Driver with Data Dependent Drive Strength Control Logic
EP2464009B1 (en) Differential signal termination circuit
TWI358974B (en) Topology layout structure of multiple loads
TWI442700B (en) Topology structure of multiple loads
TW201311064A (en) Printed circuit board
US6892334B2 (en) Method for determining deskew margins in parallel interface receivers
TWI299245B (en) Arrangement of transmission lines on printed circuit board
JP2020123774A (en) Communication system
JPH07283836A (en) Signal transmitter and signal reception module
TWI450645B (en) Topology structure of multiple loads
JP4912830B2 (en) Transmission device, and flip chip and module using the same
TWI294259B (en) Interconnection t type topology of transmission line
TWI441286B (en) Integrated circuit
KR200417729Y1 (en) Terminator of module extension
JP3339582B2 (en) Signal transmission equipment