TW200807854A - Circuit for generating voltage and current references - Google Patents

Circuit for generating voltage and current references Download PDF

Info

Publication number
TW200807854A
TW200807854A TW95127390A TW95127390A TW200807854A TW 200807854 A TW200807854 A TW 200807854A TW 95127390 A TW95127390 A TW 95127390A TW 95127390 A TW95127390 A TW 95127390A TW 200807854 A TW200807854 A TW 200807854A
Authority
TW
Taiwan
Prior art keywords
reference voltage
source
current source
transistor
diode
Prior art date
Application number
TW95127390A
Other languages
Chinese (zh)
Other versions
TWI318039B (en
Inventor
Chih-Peng Liu
Han-Pang Huang
Original Assignee
Han-Pang Huang
Chih-Peng Liu
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Han-Pang Huang, Chih-Peng Liu filed Critical Han-Pang Huang
Priority to TW95127390A priority Critical patent/TWI318039B/en
Publication of TW200807854A publication Critical patent/TW200807854A/en
Application granted granted Critical
Publication of TWI318039B publication Critical patent/TWI318039B/en

Links

Abstract

The circuit for generating voltage and current references is to provide two voltage references and one or more current references with low temperature coefficient and low supply-voltage sensitivity. The circuit comprises the first and second diode-connected NMOS, a plurality of PMOS, a resistor with low temperature coefficient and an operational amplifier. The features include: (1) the first and second diode-connected NMOS have their own unique the first and second smallest temperature coefficient points, respectively. Both have different gate-source voltages for the two NMOS. (2) the resistor is connected to the first input of the operational amplifier and the drain of the second diode-connected NMOS. (3) The first and second inputs of the operational amplifier are connected to the resistor and the drain of the first diode-connected NMOS, respectively. The output of the operational amplifier is connected to a plurality of PMOS for adjusting the drain currents of the first and second diode-connected NMOS biased in the neighborhood of the first and second smallest temperature coefficient points providing two stable voltage references and one or more stable current references.

Description

200807854 t、發明說明(1) 【發明所屬之技術領域】 本發明係一種可同時產生參考電壓源與電流源之產生 電路,該電路可以產生具有低溫度係數與低供應電壓敏感 度的兩個穩定之參考電壓準位與一個或複數個穩定電流參 考源,相當適合應用於混合訊號積體電路、類比積體電路 與系統晶片内部之穩定參考電壓源與電流源的實現電路。 【先前技術】 " 按,目前廣泛應用於積體電路之低溫度效應之電壓源 或電流源為能帶間隙的技術(bandgap approach),因為該 技術需要使用雙載子電晶體或二極體,然而在CM0S製程或 數位製程中,只有寄生之雙載子電晶體與二極體可供使 用,其性能較差,且佔據大量之晶片面積,晶片成本亦相 對提南。 關於全部使用CMOS電晶體的參考電壓源或電流源設 計’有將一個二極體連接方式之N Μ 0 S電晶體偏壓於其最小 、溫度係數點上,然而,僅僅使用一個溫度變異極小之最小 溫度係數點,是相當.不容易以電路來實現的,主要原因是 最小溫度係數點有兩個自由度’一個為電晶體之汲極電 .流,另一個為電晶體之閘—源極電壓,只要任一個受溫度 改變而改變,該電晶體就不可能偏壓在最小溫度係數點 上。 ' 發明内容200807854 t, invention description (1) Technical Field of the Invention The present invention is a generation circuit capable of simultaneously generating a reference voltage source and a current source, which can generate two stables with low temperature coefficient and low supply voltage sensitivity. The reference voltage level and one or more stable current reference sources are suitable for the implementation of a stable reference voltage source and a current source in the mixed signal integrated circuit, the analog integrated circuit and the system chip. [Previous technique] " Press, the voltage source or current source widely used in the low temperature effect of the integrated circuit is a bandgap approach because the technology requires the use of a bipolar transistor or a diode. However, in the CM0S process or digital process, only parasitic bipolar transistors and diodes are available, which have poor performance and occupy a large amount of wafer area, and the cost of the wafer is relatively high. Regarding the reference voltage source or current source design of all CMOS transistors, there is a N Μ 0 S transistor that connects a diode connection mode to its minimum temperature coefficient point. However, only one temperature variation is used. The minimum temperature coefficient point is equivalent. It is not easy to implement in circuit. The main reason is that the minimum temperature coefficient point has two degrees of freedom. One is the gate of the transistor, and the other is the gate of the transistor. The voltage, as long as either one changes due to temperature changes, the transistor cannot be biased at the point of minimum temperature coefficient. ' Invention content

200807854 五、發明說明(2) 近代微電子元件有許多應用需要操作在惡劣環境中, 諸如航太工業與汽車工業上的應用,電子元件往往需要操 作在溫度大於1 2 0度或低於-2 0度的環境下,因此,設計能 在大範圍溫度操作之穩定電壓源與電流源將是一個日益迫 切的挑戰,此外’穩定之參考電壓源或電流源是許多混合 訊號積體電路與類比積體電路設計的基本元件,如震盪 .=、鎖相迴路與資料轉換器等等,其電路設計規格需求通 •常要求具有低溫度係數與低供應電壓敏感度的特性。 本务明主要係(一)採用兩個具有不同之最小溫度係數 ,^二極體連接方式的NM〇s電晶體.,其中所謂之最小溫度 糸U係寺曰M0.S電晶體之汲極電流與閘—源極電壓受度變 =以最小;(二)!?用一個低溫度係數之電阻、 的NM0S ί曰曰體與一個運异放大器,將上述兩個二極體連接 發明之Ξ晶Ϊ偏壓於其個別之最小溫度係數點附近,故本 電厚源2 ^ t夠產生不受溫度與供應電壓影響之穩定參考 弘;土,原與電流源。 明呈最小溫度係數點具有溫度之不變異特性,故本發 月"、有下列之功效: ,((:)):::個穩定電壓源與一個或複數個穩定電流源; (三= 壓源與·電流源具有低溫度係數之特性; 特^)。所&供之電壓源與電流源具有低供應電壓敏感度之 <四)電路架構簡單,易於實現。200807854 V. INSTRUCTIONS (2) There are many applications for modern microelectronic components that need to be operated in harsh environments, such as the aerospace industry and the automotive industry. Electronic components often need to be operated at temperatures greater than 120 degrees or below -2. In a 0 degree environment, it is therefore an increasingly urgent challenge to design a stable voltage source and current source that can operate over a wide range of temperatures. In addition, a stable reference voltage source or current source is a mixture of many mixed signal integrated circuits and analog products. The basic components of the body circuit design, such as oscillation. =, phase-locked loop and data converter, etc., the circuit design specification requirements often require low temperature coefficient and low supply voltage sensitivity. The main tasks are: (1) using two NM〇s transistors with different minimum temperature coefficients and ^ diode connection. The so-called minimum temperature 糸U is the 汲 of the temple M0.S transistor. Current and gate-source voltage change = minimum; (b)! Use a low temperature coefficient resistor, NM0S 曰曰 body and a different amplifier to connect the above two diodes to the invention. The crystal is biased near its individual minimum temperature coefficient point, so the current thick source 2 ^ t is enough to generate a stable reference to the temperature and supply voltage; soil, original and current source. The minimum temperature coefficient point has the invariant temperature characteristic, so the original month " has the following effects: , ((:))::: a stable voltage source and one or a plurality of stable current sources; (three = The voltage source and current source have the characteristics of low temperature coefficient; special ^). The voltage source and current source have low supply voltage sensitivity. 4. The circuit structure is simple and easy to implement.

200807854 耳、發明說明(4) €電壓,改變電 利偏壓於其個 (四) 第一穩定 (五) 第二穩定 (六) 一個或複 同尺寸之PM0S (七) 第五圖為 平均輸出電壓 八)第六圖為 g平均輸出電壓 (九)第七圖為 平均輸出電流 晶體Ml與M2之汲極電流,使電晶體Ml與M2順 別之最小溫度係數點附近; 參考電壓源由節點η 1取出; 參考電壓源由節點η2取出; 數個參考電流源可藉著併聯一個或複數個不 電晶體如Μ5與Μ6獲得; 模擬之第一穩定參考電壓與溫度關係圖,其 為1.2713¥,平均溫度係數為11.8 0?111/°(:; 模擬之第二穩定參考電壓與溫度關係圖,其 為823· 4 mV,平均溫度係數為4· 3 ppm/°C ; 模擬之一穩定參考電流源與溫度關係圖,其 為1 1 2 . 6 u A,平均溫度係數為2 9. 2 p p m / °C。200807854 Ear, invention description (4) € voltage, change the electric current bias to one (four) first stable (five) second stable (six) one or the same size of PM0S (seven) the fifth picture is the average output Voltage VIII) The sixth picture shows the average output voltage of g (9). The seventh picture shows the peak current of the average output current crystals M1 and M2, so that the transistors M1 and M2 are near the minimum temperature coefficient point; the reference voltage source is connected by the node. η 1 is taken out; the reference voltage source is taken out by the node η2; a plurality of reference current sources can be obtained by connecting one or a plurality of non-transistors such as Μ5 and Μ6 in parallel; the first stable reference voltage and temperature relationship diagram of the simulation is 1.2713 The average temperature coefficient is 11.8 0?111/°(:;; the second stable reference voltage of the simulation is related to the temperature, which is 823·4 mV, and the average temperature coefficient is 4.6 ppm/°C; A plot of current source versus temperature, 1 1 2 . 6 u A, with an average temperature coefficient of 2 9. 2 ppm / °C.

第11頁 ,200807854Page 11, 200807854

^戚【實施方式】 : 本兔明主要係採用兩個具有不同之最小溫度係數點之 ;兩個二極體連接的NM0S電晶體如第四圖所示;其中所謂最 |小溫度係數點係指M0S電晶體之汲極電流與閘-源極電壓之 |值受溫度變化為最小,如第二圖與第三圖所示均符合本發 |明之M0S電晶體的最小溫度係數點定義之範疇;主要設計 I概念根據兩個二極體連接的NM0S電晶體的最小溫度係數點 I丨不同,如第四圖所示,透過設計電阻以之阻值,二第一圖 I所示,使上述兩個二極體連接的NM0S電晶體均偏壓於其個 別之最小溫度係數點附近,由於最小溫度係數點附近^溫 i度影響極小,故本發明之電路可以提供兩個穩定之參考電 I壓與一個或複數個穩定之電流參考源。 :! 其電路詳細實現方式(如第一圖所示)如下:、 :丨()饭汉兩個一極體連接的NM0S電晶體(mi與M2)均偏壓在 j其個別之隶小溫度係數點附近如第四圖,且其個別之最小 _:丨溫度係數點位置不同,所以電晶體U1偏壓於沒極電流為 $ idl與閘-源極電壓為v(nl),電晶體M2則偏壓於没極電流 &為Id2與閘-源極電壓為V(n2); 二)使用一個低溫度係數之電阻,其電阻之阻值滿足R1= _V(nl)-V(n2))/Id2之設計關係式; 寶(二)利用一個運异放大器’其兩個輸入端分別與節點與 j|n3相連結,由於虛擬短路的假設,使得節點nl與以幾乎相 I:等’即滿足V(nl)=V(n2) + Id2xRl,如不滿足,即透過運算 |放大器之輸出端輸出控制電壓,調整電晶體M3與M4之閑極^戚[Embodiment]: This rabbit is mainly used with two points with different minimum temperature coefficients; two diode-connected NM0S transistors are shown in the fourth figure; the so-called most | small temperature coefficient point system It means that the value of the drain current and the gate-source voltage of the M0S transistor is minimally changed by temperature, as shown in the second and third figures, which are in accordance with the definition of the minimum temperature coefficient point of the M0S transistor of the present invention. The main design I concept is based on the minimum temperature coefficient point I丨 of the two diode-connected NM0S transistors, as shown in the fourth figure, by designing the resistance to the resistance value, as shown in the first figure I, The two diode-connected NM0S transistors are biased near their respective minimum temperature coefficient points, and the circuit of the present invention can provide two stable reference I because the influence of the temperature coefficient is small near the minimum temperature coefficient point. Press with one or more stable current reference sources. :! The detailed implementation of the circuit (as shown in the first figure) is as follows: , : 丨 () I Han Han two NM0S transistors (mi and M2) are biased in the individual small temperature The coefficient point is near the fourth picture, and its individual minimum _: 丨 temperature coefficient point position is different, so the transistor U1 is biased to the immersion current is $ idl and the gate-source voltage is v(nl), the transistor M2 Then the bias voltage is the current of the pole & the Id2 and the gate-source voltage are V(n2); b) the resistor of a low temperature coefficient is used, and the resistance of the resistor satisfies R1= _V(nl)-V(n2) ) / Id2 design relationship; Bao (b) uses a different amplifier's two inputs are connected with the node and j|n3 respectively, due to the assumption of virtual short circuit, the node nl and the almost phase I: etc. That is, V(nl)=V(n2) + Id2xRl is satisfied. If it is not satisfied, the control voltage is outputted through the output of the operation amplifier, and the idle poles of the transistors M3 and M4 are adjusted.

第10頁 200807854Page 10 200807854

第12頁Page 12

Claims (1)

200807854200807854 一參考電壓源與電流源之產生電路,用來產生具不受 、溫度與/或供應電壓變動影響之兩個穩定參考電壓準位與/ 或一個或複數個穩定參考電流源,其包含 一個運算放大器,具有第一與第二信號輸入端,與一個輸 出端; 一個電阻’具有溫度係數小於1. 0E-4 ppm/ °C ; 一個第一二極體連接之NM0S電晶體,用來產生穩定之第一 參考電壓準位輪出; 一個第一 P Μ 0 S電晶體 晶體之沒極電流; f個第二二極體連接之NM〇s電晶體,用來產生穩定之第二 g參考電壓準位輸出; 用來產生第一二極體連接之NM0S電 一個第二PM0S電晶體,用來產生第二二極體連接之NM0S電 晶體之汲極電流; | 一個或複數個相同或不同尺寸之PM0S電晶體,用來產生一 卜個或複數個穩定參考電流源; 1 2.如申請專利範圍第1項之參考電壓源與電流源之產生電 ’其中具不受溫度與/或供應電壓變動影響是指當溫度 或供應電壓發生變動時,其兩個穩定參考電壓與一個 丨或複數個穩定參考電流源僅有微小範圍之擾動,相較於一 !般電路而言; I | 3.如申請專利範圍第1項之參考電壓源與電流源之產生電 I路’其中之第一二極體連接之NM0S電晶體存在一個第一最 |小溫度係數點;A reference voltage source and current source generating circuit for generating two stable reference voltage levels and/or one or more stable reference current sources that are unaffected by temperature, and/or supply voltage variations, including an operation An amplifier having first and second signal inputs, and an output; a resistor having a temperature coefficient of less than 1. 0E-4 ppm/°C; a first diode connected NM0S transistor for generating stability The first reference voltage level is rotated; a first P Μ 0 S transistor crystal immersed current; f second diode connected NM 〇 s transistors for generating a stable second g reference voltage a level output; a second PMOS transistor for generating a first diode connection, a second PMOS transistor for generating a second diode connected NM0S transistor; | one or a plurality of the same or different sizes The PM0S transistor is used to generate one or a plurality of stable reference current sources; 1 2. The reference voltage source and the current source of the first application of the scope of claim 1 are not subject to temperature and/or supply voltage. The dynamic influence refers to the disturbance of the two stable reference voltages and one or more stable reference current sources only when the temperature or the supply voltage fluctuates, compared with a circuit; I | 3. For example, the reference voltage source of claim 1 and the current source I of the current source have a first most small temperature coefficient point in the NM0S transistor in which the first diode is connected; 200807854 「ji_ _、申請專利範圍 4.如申請專利範圍第1項之參考電壓源輿電流源之產“ 路,其中之第二二極體連接'之NM0S電晶體存71在"'一個第 小溫度係數點; ~ ^ 5·如申請專利範圍第3項之參考電壓源與電流源之產生電、 路’其中之第一二極體連接之NM0S電晶體被偏壓於第一%最 小溫度係數點附近,用以產生穩定之第一參考電壓準位輸 出, :囊.·如申請專利範圍第4項之參考電壓源與電流源之產生電 /,其中之第二二極體連接之NM0S電晶體被偏壓於第二最 jp小溫度係數點附近,用以產生穩定之第二參考電壓準位輸 1 出, 、 了·如申請專利範圍第i項之參考電壓源與電流源之產生電 路、中之第一二極體連接之NM0S電晶體之沒極與電阻連 接, 8.如申請專利範圍第1項之參考電壓源與,電流源之產生電 ‘冰、中之弟_PM0S電晶體之没極、電阻與運算放大哭之 |第二輪入端相連接; 口口 良如申請專利範圍第1項之參考電壓源與電流源之產生電 一3os i中之第—PM〇S電晶體之汲極、第〜二極體連接之 :in ‘兒晶體之汲極與運算放大器之第一輪入端相連接; 路,足申明專利範圍第1項之參考電壓源與電流源之產生電 PM0S電之輸出端與第-PM〇S電晶體、第二 兒曰日體之閘極相連接; 11 ·如申請專利範圍第1項之參考電壓源與電流源之產生電200807854 "ji_ _, the scope of application for patent 4. If the reference voltage source of the patent scope 1st, the production of the current source, the second diode connection of the NM0S transistor 71 is in " Small temperature coefficient point; ~ ^ 5 · The reference voltage source of the third application of the patent scope and the current source of the current source, the first diode connected to the NM0S transistor is biased to the first % minimum temperature Near the coefficient point, used to generate a stable first reference voltage level output, : sac. · For example, the reference voltage source of the fourth application of the patent scope and the current source / / the second diode connected to the NM0S The transistor is biased near the second most jp small temperature coefficient point to generate a stable second reference voltage level, and the source of the reference voltage source and the current source is applied as in the scope of claim i. In the circuit, the first diode of the NM0S transistor is connected to the resistor and the resistor. 8. The reference voltage source of the first application of the patent scope and the current source of the current source 'Ice, the younger brother _PM0S Crystal immersion, resistance and operational amplification The second round inlet is connected; the mouth is as good as the reference voltage source and the current source of the first application patent. The first one of the 3os i - the top of the PM 〇 S transistor, the second to the second pole Body connection: in 'the crystal of the anode is connected with the first round of the operational amplifier; the road, the full reference of the patent source range of the reference voltage source and the current source of the output of the PM0S electricity and the first - The PM〇S transistor and the gate of the second child's body are connected; 11 · The reference voltage source and the current source of the first application of the patent scope are generated. 200807854200807854 200807854). 〇版)申請案件名稱:參考電壓源與電流源之產生電路200807854). 〇 version) application case name: reference voltage source and current source generation circuit 第6/15頁 1111111 Λ: .i 8/15 頁Page 6/15 1111111 Λ: .i Page 8/15 III 弟8/15頁III Brother 8/15 2〇〇807854;.〇版)申請案件名稱:參考電壓源與電流源之產生電路 第13d5頁 第14/15頁2〇〇807854;.〇版) Application Case Name: Reference Voltage Source and Current Source Generation Circuit Page 13d5 Page 14/15
TW95127390A 2006-07-26 2006-07-26 Circuit for generating voltage and current references TWI318039B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW95127390A TWI318039B (en) 2006-07-26 2006-07-26 Circuit for generating voltage and current references

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW95127390A TWI318039B (en) 2006-07-26 2006-07-26 Circuit for generating voltage and current references

Publications (2)

Publication Number Publication Date
TW200807854A true TW200807854A (en) 2008-02-01
TWI318039B TWI318039B (en) 2009-12-01

Family

ID=44766758

Family Applications (1)

Application Number Title Priority Date Filing Date
TW95127390A TWI318039B (en) 2006-07-26 2006-07-26 Circuit for generating voltage and current references

Country Status (1)

Country Link
TW (1) TWI318039B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI418967B (en) * 2009-11-02 2013-12-11 Nanya Technology Corp Temperature and process driven reference voltage generation circuit

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011211444A (en) * 2010-03-29 2011-10-20 Seiko Instruments Inc Internal power supply voltage generation circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI418967B (en) * 2009-11-02 2013-12-11 Nanya Technology Corp Temperature and process driven reference voltage generation circuit

Also Published As

Publication number Publication date
TWI318039B (en) 2009-12-01

Similar Documents

Publication Publication Date Title
TWI270248B (en) Semiconductor circuit
JP5554134B2 (en) Current generating circuit and reference voltage circuit using the same
US20080265860A1 (en) Low voltage bandgap reference source
US9122290B2 (en) Bandgap reference circuit
JP6800979B2 (en) Temperature-compensated reference voltage generator that applies the control voltage across the resistor
Fayomi et al. Sub 1 V CMOS bandgap reference design techniques: a survey
US8786271B2 (en) Circuit and method for generating reference voltage and reference current
US10234889B2 (en) Low voltage current mode bandgap circuit and method
JP2007052569A (en) Constant current circuit and invertor using the same, and oscillation circuit
JP2013097551A (en) Constant current circuit and reference voltage circuit
JP2002304224A (en) Circuit and method for generating voltage
TW201525647A (en) Bandgap reference generating circuit
JP2007305010A (en) Reference voltage generation circuit
JP2006277360A (en) Constant current circuit and constant current generation method
US20100079198A1 (en) Constant Current Circuit
CN109240407A (en) A kind of a reference source
Ferri et al. An integrated improved CCII topology for resistive sensor application
TWI220701B (en) Current mirror operated by low voltage
TWI716323B (en) Voltage generator
JP2009251877A (en) Reference voltage circuit
US9304528B2 (en) Reference voltage generator with op-amp buffer
TW200807854A (en) Circuit for generating voltage and current references
TW200848975A (en) Current generator
JP2007287095A (en) Reference voltage generating circuit
JP2013058155A (en) Reference voltage circuit