TW200744171A - Semiconductor package and its fabricating process - Google Patents

Semiconductor package and its fabricating process

Info

Publication number
TW200744171A
TW200744171A TW095118508A TW95118508A TW200744171A TW 200744171 A TW200744171 A TW 200744171A TW 095118508 A TW095118508 A TW 095118508A TW 95118508 A TW95118508 A TW 95118508A TW 200744171 A TW200744171 A TW 200744171A
Authority
TW
Taiwan
Prior art keywords
substrate
semiconductor package
fabricating process
encapsulant
chip
Prior art date
Application number
TW095118508A
Other languages
Chinese (zh)
Other versions
TWI290759B (en
Inventor
Cheng-Pin Chen
Original Assignee
Powertech Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powertech Technology Inc filed Critical Powertech Technology Inc
Priority to TW095118508A priority Critical patent/TWI290759B/en
Application granted granted Critical
Publication of TW200744171A publication Critical patent/TW200744171A/en
Publication of TWI290759B publication Critical patent/TWI290759B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Abstract

A semiconductor package mainly includes a chip, a substrate, an encapsulant, a plurality of external terminals, and a stress release layer. The substrate has an upper surface and a lower surface. The chip is disposed on the upper surface and is electrically connected to the substrate. The encapsulant is at least formed above the upper surface of the substrate. The external terminals are bonded to the lower surface of the substrate. The stress release layer is formed between the substrate and the encapsulant as an interface, such that the external terminals are movable with respect to the chip. Additionally, disclosed herein is a fabricating process for the package.
TW095118508A 2006-05-24 2006-05-24 Semiconductor package and its fabricating process TWI290759B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW095118508A TWI290759B (en) 2006-05-24 2006-05-24 Semiconductor package and its fabricating process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095118508A TWI290759B (en) 2006-05-24 2006-05-24 Semiconductor package and its fabricating process

Publications (2)

Publication Number Publication Date
TW200744171A true TW200744171A (en) 2007-12-01
TWI290759B TWI290759B (en) 2007-12-01

Family

ID=39327579

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095118508A TWI290759B (en) 2006-05-24 2006-05-24 Semiconductor package and its fabricating process

Country Status (1)

Country Link
TW (1) TWI290759B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI396265B (en) * 2009-07-21 2013-05-11 Powertech Technology Inc Chip package structure and its method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI396265B (en) * 2009-07-21 2013-05-11 Powertech Technology Inc Chip package structure and its method

Also Published As

Publication number Publication date
TWI290759B (en) 2007-12-01

Similar Documents

Publication Publication Date Title
TW200705519A (en) Semiconductor package without chip carrier and fabrication method thereof
WO2012048137A3 (en) Flexible circuits and methods for making the same
SG144135A1 (en) Multi-chips package and method of forming the same
WO2008093586A1 (en) Resin-encapsulated semiconductor device and its manufacturing method
TW200741997A (en) Stacked package structure and method for manufacturing the same
WO2009071595A3 (en) Device with encapsulated integrated circuit and a n/mems and method for production
WO2011056309A3 (en) Microelectronic package and method of manufacturing same
TW200802767A (en) A flip-chip package structure with stiffener
WO2011162488A3 (en) Layered semiconductor package
TW200717769A (en) Multi-chip package structure
SG170693A1 (en) Semiconductor package and method of mounting semiconductor die to opposite sides of tsv substrate
GB0817831D0 (en) Improved packaging technology
SG169929A1 (en) Semiconductor device and method of forming cavity in pcb containing encapsulant or dummy die having cte similar to cte of large array wlcsp
TW200614446A (en) Chip package structure, chip packaging process, chip carrier and manufacturing process thereof
WO2008153043A1 (en) Semiconductor light emitting device
TW200721399A (en) Semiconductor device, stacked semiconductor device, and manufacturing method for semiconductor device
TW200739875A (en) Semiconductor package, substrate with conductive post, stacked type semiconductor device, manufacturing method of semiconductor package and manufacturing method of stacked type semiconductor device
TW200737472A (en) Leadless semiconductor package with electroplated layer embedded in encapsualnt and the method for fabricating the same
TW200729444A (en) Semiconductor package structure and fabrication method thereof
WO2011139875A3 (en) Tce compensation for ic package substrates for reduced die warpage assembly
GB0713791D0 (en) Semiconductor chip package
WO2011071603A3 (en) Module package with embedded substrate and leadframe
SG146574A1 (en) Semiconductor device package having multi-chips with side-by-side configuration and the method of the same
SG153762A1 (en) Package-on-package semiconductor structure
TW200729425A (en) Flip-chip semiconductor device and method for fabricating the same

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees