TW200736987A - FIFO system and operating method thereof - Google Patents

FIFO system and operating method thereof

Info

Publication number
TW200736987A
TW200736987A TW095143930A TW95143930A TW200736987A TW 200736987 A TW200736987 A TW 200736987A TW 095143930 A TW095143930 A TW 095143930A TW 95143930 A TW95143930 A TW 95143930A TW 200736987 A TW200736987 A TW 200736987A
Authority
TW
Taiwan
Prior art keywords
data
fifos
fifo system
devices
transactions
Prior art date
Application number
TW095143930A
Other languages
English (en)
Other versions
TWI320543B (en
Inventor
Jin-Xiao Wu
Original Assignee
Mediatek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mediatek Inc filed Critical Mediatek Inc
Publication of TW200736987A publication Critical patent/TW200736987A/zh
Application granted granted Critical
Publication of TWI320543B publication Critical patent/TWI320543B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory
TW095143930A 2006-03-21 2006-11-28 Fifo system and operating method thereof TWI320543B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/385,545 US8046506B2 (en) 2006-03-21 2006-03-21 FIFO system and operating method thereof

Publications (2)

Publication Number Publication Date
TW200736987A true TW200736987A (en) 2007-10-01
TWI320543B TWI320543B (en) 2010-02-11

Family

ID=38522012

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095143930A TWI320543B (en) 2006-03-21 2006-11-28 Fifo system and operating method thereof

Country Status (4)

Country Link
US (2) US8046506B2 (zh)
CN (1) CN100543665C (zh)
TW (1) TWI320543B (zh)
WO (1) WO2007107061A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7984212B2 (en) * 2009-04-17 2011-07-19 Lsi Corporation System and method for utilizing first-in-first-out (FIFO) resources for handling differences in data rates between peripherals via a merge module that merges FIFO channels
CN102033829B (zh) * 2009-09-30 2012-07-18 慧荣科技股份有限公司 数据接收方法、具有数据接收机制的电子装置以及储存系统
CN107977189A (zh) * 2010-09-23 2018-05-01 马维尔以色列(M.I.S.L.)有限公司 低等待时间先进先出（fifo）缓存
JP6395203B2 (ja) * 2011-03-02 2018-09-26 日本電気株式会社 データ制御システム、データ制御方法およびデータ制御用プログラム
KR20160088081A (ko) * 2015-01-15 2016-07-25 삼성전자주식회사 영상 촬영 기기의 햅틱 인터페이스 및 이의 제어 방법
US9844175B2 (en) * 2016-01-19 2017-12-19 Sears Brands, L.L.C. Lawn mowing apparatus with mower deck alignment sensors
CN110765044B (zh) * 2018-07-26 2021-02-23 展讯通信（上海）有限公司 数据包传输装置及系统
US11656909B2 (en) * 2021-04-15 2023-05-23 National Taiwan University Tensor accelerator capable of increasing efficiency of data sharing

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5625842A (en) * 1988-05-18 1997-04-29 Zilog, Inc. System for the automatic transfer of message status in digital data communication
DE69315765T2 (de) 1992-08-12 1998-06-10 Koninkl Philips Electronics Nv Verfahren zur stromlosen Herstellung einer "Black Matrix" aus Nickel auf eine passive Platte einer Flüssigkristall-Wiedergabeanordnung
US5974486A (en) * 1997-08-12 1999-10-26 Atmel Corporation Universal serial bus device controller comprising a FIFO associated with a plurality of endpoints and a memory for storing an identifier of a current endpoint
US6356968B1 (en) * 1997-09-03 2002-03-12 Cirrus Logic, Inc Apparatus and method for transparent USB-to-1394 bridging and video delivery between a host computer system and a remote peripheral device
US6131135A (en) * 1998-06-30 2000-10-10 Intel Corporation Arbitration method for a system with two USB host controllers
US6484218B1 (en) * 1998-10-08 2002-11-19 Texas Instruments Incorporated Method for improving direct memory access performance
TW502172B (en) * 1998-10-26 2002-09-11 Winbond Electronics Corp Digital camera to printer conversion device with USB structure
KR100279929B1 (ko) * 1998-12-24 2001-02-01 서평원 교환기에서의 이중화 프로세서_
US6405270B1 (en) * 1999-09-08 2002-06-11 Lsi Logic Corporation Method and apparatus for increasing data rates between nodes of a serial bus
US6779061B1 (en) * 2000-05-09 2004-08-17 Cypress Semiconductor Corp. Method and apparatus implementing a FIFO with discrete blocks
CN1153217C (zh) 2001-06-07 2004-06-09 扬智科技股份有限公司 非同步fifo控制器
US6792501B2 (en) * 2002-01-31 2004-09-14 Phision Electronic Corp Universal serial bus flash memory integrated circuit device
US6913196B2 (en) * 2002-02-20 2005-07-05 O2Micro International Limited Dual mode controller for ISO7816 and USB enabled smart cards
US7594046B2 (en) * 2003-04-16 2009-09-22 Nxp B. V. Data processing in which concurrently executed processes communicate via a FIFO buffer
TWI238360B (en) 2004-06-01 2005-08-21 C Media Electronics Inc Apparatus for reading/writing storage device

Also Published As

Publication number Publication date
US8046506B2 (en) 2011-10-25
CN101042636A (zh) 2007-09-26
US8429314B2 (en) 2013-04-23
TWI320543B (en) 2010-02-11
US20120011289A1 (en) 2012-01-12
WO2007107061A1 (fr) 2007-09-27
US20070245043A1 (en) 2007-10-18
CN100543665C (zh) 2009-09-23

Similar Documents

Publication Publication Date Title
TW200736987A (en) FIFO system and operating method thereof
ATE534068T1 (de) Steuerung für direkten speicherzugriff
TW200617680A (en) Establishing command order in an out of order DMA command queue
WO2008070172A3 (en) Apparatus, system, and method for remote direct memory access to a solid-state storage device
TW200801951A (en) Method and apparatus for double buffering
WO2008085341A3 (en) Methods and systems for power management in a data processing system
WO2012068486A3 (en) Load/store circuitry for a processing cluster
MX2010008883A (es) Transferencia bidireccional de datos dentro de una operacion i/o individual.
WO2010085340A3 (en) Host controller
TW200630799A (en) Memory system and method having uni-directional data buses
WO2008051983A3 (en) Systems and methods for processing and transmittal of medical data
TW200617692A (en) System and method for passing information from one device driver to another
WO2009067522A3 (en) A memory buffering system that improves read/write performance and provides low latency for mobile systems
WO2006019860A3 (en) System and method for controlling buffer memory overflow and underflow conditions in storage controllers
WO2007109145A3 (en) Secure operating system switching
WO2007095080A8 (en) Memory circuit system and method
WO2010014321A3 (en) System and method of processing data on a peripheral device
WO2006073204A3 (en) Methods and apparatus for list transfers using dma transfers in a multi-processor system
EP2015178A3 (en) Information processing unit for automatically copying system information
WO2007114911A3 (en) Driver interface for data capture systems
WO2012099434A3 (en) Sas-based semiconductor storage device memory disk unit
WO2007140324A3 (en) Flow control for universal serial bus (usb)
EP2357568A3 (en) Information processing apparatus, information processing system, method of processing information, and computer program
WO2007127489A3 (en) System and method for target device access arbitration using queuing devices
GB2432943A (en) Data transfer into a processor cache using a DMA controller in the processor

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees