TW200731126A - System and method for memory array access with fast address decoder - Google Patents

System and method for memory array access with fast address decoder

Info

Publication number
TW200731126A
TW200731126A TW095137550A TW95137550A TW200731126A TW 200731126 A TW200731126 A TW 200731126A TW 095137550 A TW095137550 A TW 095137550A TW 95137550 A TW95137550 A TW 95137550A TW 200731126 A TW200731126 A TW 200731126A
Authority
TW
Taiwan
Prior art keywords
memory array
pgzo
address decoder
array access
fast address
Prior art date
Application number
TW095137550A
Other languages
English (en)
Inventor
David R Bearden
George P Hoekstra
Ravindraraj Ramaraju
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200731126A publication Critical patent/TW200731126A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355—Indexed addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
TW095137550A 2005-10-25 2006-10-12 System and method for memory array access with fast address decoder TW200731126A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/257,932 US7669034B2 (en) 2005-10-25 2005-10-25 System and method for memory array access with fast address decoder

Publications (1)

Publication Number Publication Date
TW200731126A true TW200731126A (en) 2007-08-16

Family

ID=37968342

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095137550A TW200731126A (en) 2005-10-25 2006-10-12 System and method for memory array access with fast address decoder

Country Status (3)

Country Link
US (2) US7669034B2 (zh)
TW (1) TW200731126A (zh)
WO (1) WO2007050316A2 (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8380779B2 (en) * 2009-05-29 2013-02-19 Freescale Semiconductor, Inc. Technique for determining if a logical sum of a first operand and a second operand is the same as a third operand
AU2010280369A1 (en) * 2009-08-02 2012-03-22 Yael Ben Zvi Phytoremediation for desalinated water post-processing
US9542334B2 (en) 2011-08-19 2017-01-10 Nxp Usa, Inc. Memory management unit TAG memory with CAM evaluate signal
US9367475B2 (en) * 2012-04-05 2016-06-14 Freescale Semiconductor, Inc. System and method for cache access
US9367437B2 (en) 2013-03-15 2016-06-14 Freescale Semiconductor, Inc. Method and apparatus for reducing the number of speculative accesses to a memory array
US9323534B2 (en) 2013-03-15 2016-04-26 Freescale Semiconductor, Inc. Method and apparatus for detecting a collision between multiple threads of execution for accessing a memory array
US9116799B2 (en) 2013-06-30 2015-08-25 Freescale Semiconductor, Inc. Method for detecting bank collision at a memory and device therefor
US9563573B2 (en) * 2013-08-20 2017-02-07 Advanced Micro Devices, Inc. Precharge disable using predecoded address
US20170192780A1 (en) * 2015-12-30 2017-07-06 Robert Valentine Systems, Apparatuses, and Methods for Getting Even and Odd Data Elements

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3265876A (en) * 1962-12-24 1966-08-09 Honeywell Inc Parallel data accumulator for operating in either a binary or decimal mode
US5754819A (en) * 1994-07-28 1998-05-19 Sun Microsystems, Inc. Low-latency memory indexing method and structure
US6813628B2 (en) * 1999-12-23 2004-11-02 Intel Corporation Method and apparatus for performing equality comparison in redundant form arithmetic
US6865590B2 (en) * 2001-12-10 2005-03-08 Infineon Technologies Ag Three input variable subfield comparation for fast matching
US6944088B2 (en) * 2002-09-30 2005-09-13 International Business Machines Corporation Apparatus and method for generating memory access signals, and memory accessed using said signals
US20050050278A1 (en) * 2003-09-03 2005-03-03 Advanced Micro Devices, Inc. Low power way-predicted cache

Also Published As

Publication number Publication date
US20070094480A1 (en) 2007-04-26
US7669034B2 (en) 2010-02-23
US8943292B2 (en) 2015-01-27
WO2007050316A3 (en) 2009-04-23
US20070094479A1 (en) 2007-04-26
WO2007050316A2 (en) 2007-05-03

Similar Documents

Publication Publication Date Title
TW200731126A (en) System and method for memory array access with fast address decoder
US7213101B1 (en) Classless interdomain routing using binary content addressable memory having mask bits and mask valid bits
TW200629295A (en) Memory bit line segment isolation
GB2406196A (en) Efficient read, write method for pipeline memory
KR970071283A (ko) 캐쉬 메모리 및 그 동작 방법
EP1818941A3 (en) Semiconductor memory and data access method
MY118269A (en) Semiconductor integrated circuit and data processing system
MXPA03008766A (es) Metodos y mecanismos para la administraccion proactiva de la memoria.
WO2004013744A3 (en) Apparatuses and methods for decrypting encrypted blocks of data and locating the decrypted blocks of data in memory space used for execution
TW200710651A (en) Automatic detection of micro-tile enabled memory
GB2435780A (en) System,method and apparatus of securing an operating system
WO2008131203A3 (en) Computer memory addressing mode employing memory segmenting and masking
MY138723A (en) Implementation of memory access control using optimizations
JP6499065B2 (ja) 乱数発生回路および半導体記憶装置
US10586594B2 (en) Data tables in content addressable memory
ATE406657T1 (de) SPEICHERANORDNUNG MIT UNTERSCHIEDLICHER ßBURSTß ADDRESSIERUNGSREIHEFOLGE FÜR LESE- UND SCHREIBVORGÄNGE
TW200506953A (en) Circuit and/or method for implementing a patch mechanism for embedded program ROM
AU3015101A (en) Portable data carrier provided with access protection by rendering messages unfamiliar
ATE332564T1 (de) Unscharf adressierbarer digitaler speicher
WO2005066760A3 (en) Method, system, and program for generating parity data
AU2003278528A1 (en) Circuit arrangement with non-volatile memory module and method for registering light-attacks on the non-volatile memory module
DE60323053D1 (de) Verfahren zum schutz von bufferspeichern gegen unauthorisierten zugriff
AU2003227312A1 (en) Method and apparatus for preventing cloning of security elements
EP1481319A4 (en) METHOD AND APPARATUS FOR PARALLEL ACCESS TO MULTIPLE MEMORY MODULES
TW200511013A (en) Method and apparatus for protecting a specific memory section